Modelling the effects of interface traps on scanning capacitance microsopy dC/dV measurement

Scanning capacitance microscopy (SCM) measurement is a proposed tool for dopant profile extraction for semiconductor material. The influence of interface traps on SCM dC/dV data is still unclear. In this paper we report on the simulation work used to study the nature of SCM dC/dV data in the presence of interface traps. A technique to correctly simulate dC/dV of SCM measurement is then presented based on our justification. We also analyze how charge of interface traps surrounding SCM probe would affect SCM dC/dV due the small SCM probe dimension.

Mapping mosquito breeding habitats (water) under mangrove canopy: contribution from airborne thermal scanning

Proceedings of the 11th Australasian Remote Sensing and Photogrammetry Conference