973 resultados para SOI (silicon-on-insulator)
Resumo:
A 2 x 2 thermo-optic (TO) Mach-Zehnder (MZ) switch based on silicon waveguides with large cross section was designed and fabricated on silicon-on-insulator (SOI) wafer. The multi-mode interferometers (MMI) were used as power splitter and combiner in MZ structure. In order to get smooth interface, anisotropy chemical wet-etching of silicon was used to fabricate the waveguides instead of dry-etching. Additional grooves were introduced to reduce power consumption. The device has a low switching power of 235 mW and a switching speed of 60 mus. (C) 2004 Elsevier B.V. All rights reserved.
Resumo:
A rearrangeable nonblocking 4 x 4 thermooptic silicon-on-insulator waveguide switch matrix at 1.55-mu m integrated spot size converters is designed and fabricated for the first time. The insertion losses and polarization-dependent losses of the four channels are less than 10 and 0.8 dB, respectively. The extinction ratios are larger than 20 dB. The response times are 4.6 mu s for rising edge and 1.9 mu s for failing edge.
Resumo:
A 4 x 4 strictly nonblocking thermo-optical switch matrix based on Mach-Zehnder (MZ) switching unit was designed and fabricated in silicon-on-insulator (SOI) wafer. The paired multi-mode interferometers (MMI) were used as power splitters and combiners in MZ structures. The device presents an average insertion loss of 17 dB and an average crosstalk of 16.5 dB. The power consumption needed for operation is reduced to 0.288 W by adding isolating trenches. The switching time of the device is about 15 mu s, which is much faster than that of silica-based switches. (C) 2005 Elsevier B.V. All rights reserved.
Resumo:
Effects of techniques of implanting nitrogen into buried oxide on the characteristics of the partially depleted silicon-on-insulator (SOI) p-channel metal-oxide-semiconductor field-effect transistors (PMOSFETs) have been studied with three different nitrogen implantation doses, 8 x 10(15), 2 x 10(16), and 1 x 10(17) cm(-2). The experimental results show that this technology can affect the threshold voltage, channel hole mobility and output characteristics of the partially depleted SOI PMOSFETs fabricated with the given material and process. For each type of the partially depleted SOI PMOSFET with nitrided buried oxide, the absolute value of the average threshold voltage increases due to the nitrogen implantation. At the same time, the average channel hole mobility decreases because of the nitrogen implantation. In particular, with the high nitrogen implantation doses, the output characteristic curves of the tested transistors present a distinct kink effect, which normally exists in the characteristic output curves of only partially depleted SOI NMOSFETs.
Resumo:
A low power consumption 2 x 2 thermo-optic switch with fast response was fabricated on silicon-on-insulator by anisotropy chemical etching. Blocking trenches were etched on both sides of the phase-shifting arms to shorten device length and reduce power consumption. Thin top cladding layer was grown to reduce power consumption and switching time. The device showed good characteristics, including a low switching power of 145 mW and a fast switching speed of 8 +/- 1 mus, respectively. Two-dimensional finite element method was applied to simulate temperature field in the phase-shifting arm instead of conventional one-dimensional method. According to the simulated result, a new two-dimensional index distribution of phase-shifting arm was determined. Consequently finite-difference beam propagation method was employed to simulate the light propagation in the switch, and calculate the power consumption as well as the switching speed. The experimental results were in good agreement with the theoretical estimations. (C) 2004 Elsevier B.V. All rights reserved.
Resumo:
地址: Chinese Acad Sci, Inst Semicond, State Key Lab Integrated Optoelect, Beijing 100083, Peoples R China
Resumo:
A 16 x 16 thermo-optic wavelenght switch matrix has been designed and febricated on silicon-on-insulator wafer. For reducing device lenght, blocking switch matrix configuration is chosen. The building block of a matix is a 2 x 2 cell with Mach-Zehnder interferometer configuration, where a multi-mode interferometer serves as splitters/combiners. Spot size converters and isolating grooves are integrated on the same chip to reduce loss and power consumption. Average power consumption of the switch cell is 220 mW. The switching time of a switch cell is less than 3 mu s.
Resumo:
A compact eight-channel flat spectral response arrayed waveguide grating (AWG) multiplexer based on siliconon-insulator (SOI) materials has been fabricated on the planar lightwave circuit (PLC). The 1-dB bandwidth of 48 GHz and 3-dB bandwidth of 69 GHz are obtained for the 100 GHz channel spacing. Not only non-adjacent crosstalk but also adjacent crosstalk are less than -25 dB. The on-chip propagation loss range is from 3.5 to 3.9 dB, and the 2 total device size is 1.5 x 1.0 cm(2). (c) 2005 Elsevier B.V. All rights reserved.
Resumo:
A simple method based on the effective index method was used to estimate the minimum bend radii of curved SOI waveguides. An analytical formula was obtained to estimate the minimum radius of curvature at which the mode becomes cut off due to the side radiative loss.
Resumo:
We present detailed design, fabrication, and characterization issues of submicron rib waveguides based on silicon-on-insulator. The waveguides fabricated by EBL and ICP processes have propagation loss of 1.8dB/mm and bend loss of 0.14dB/90 degrees for bends with radius of 5 mu m.
Resumo:
Characteristics of microring/racetrack resonators, in submicron SOI rib waveguides, have been investigated. The effects of waveguide dimensions, coupler design, roughness, and oxide cladding are considered. Moreover, guided mode, loss and dispersion of such waveguides are analyzed.
Resumo:
Extracellular neural recording requires neural probes having more recording sites as well as limited volumes. With its mechanical characteristic and abundant process method, Silicon is a kind of material fit for producing neural probe. Silicon on insulator (SOI) is adopted in this paper to fabricate neural probes. The uniformity and manufacturability are improved. The fabricating process and testing results of a series of Multi channel micro neural probes were reported. The thickness of the probe is 15 mu m-30 mu m. The typical impedance characteristics of the record sites are around 2M Omega at 1k Hz. The performance of the neural probe in-vivo was tested on anesthetic rat. The recorded neural spike was typically around 140 mu V. Spike recorded from individual site could exceed 700 mu V. The average signal noise ratio was 7 or more.
Fabrication and characterization of two-dimensional photonic crystal on silicon by efficient methods
Resumo:
Two-dimensional photonic crystals working in near infrared region are fabricated into silicon-on-insulator wafer by 248-nm deep UV lithography. We present an efficient way to measure the photonic crystal waveguide's light transmission spectra at given polarization states.
Resumo:
A SOI-based thermo-optic waveguide switch matrix worked at 1.55 mu m, integrated with spot size converters is designed and fabricated for the first time. The insertion loss and polarization dependent loss are less than 13dB and 2dB, respectively. The extinction ratio is larger than 19dB. The response time is less than 5 mu s and the power consumption of the switch cell is about 200mW.
Resumo:
Effects of structure parameters on bend loss of rib silicon-on-insulator (Sol) bend waveguides have been analyzed by means of effective index method (EIM) and 2D bend loss formula. The simulation results indicate that the bend loss decreases with the increase of bend radius and waveguide width, as well as with the decrease of the step factor of the rib waveguide. Moreover, the optional structure parameters have been found when bend waveguides are single-mode.