915 resultados para progetto PCB nodo sensore wireless ultra low power monitoraggio della temperatura
Resumo:
In this paper, the fabrication method of a new type of carbon monoxide gas sensor based on SnOx with low power consumption and its sensing characteristics have been reported. The electric conductance of this type of sensor evolves oscillation form regularly when the sensor is exposed to low level of CO gas. The oscillation amplitude is directly proportional to the concentration of CO gas over a wide range. The effects of relevant factors. such as. humidity, temperature and interference gases on the sensor properties were examined. The sensing oscillation response mechanism was also discussed.
Resumo:
工业无线技术是一种本世纪初新兴的、面向设备间信息交互的无线网络技术,适合在恶劣的工业现场环境下使用,具有强抗扰、低功耗、实时通信等技术特征,是对现有无线技术在工业应用方向上的功能扩展和技术创新,并将最终转化为新的无线技术标准。本文介绍我国在工业无线技术方面的研究进展,重点介绍具有自主知识产权的工业无线网络核心技术以及相关国家标准体系的建设情况。
Resumo:
Low-Power and Lossy-Network (LLN) are usually composed of static nodes, but the increase demand for mobility in mobile robotic and dynamic environment raises the question how a routing protocol for low-power and lossy-networks such as (RPL) would perform if a mobile sink is deployed. In this paper we investigate and evaluate the behaviour of the RPL protocol in fixed and mobile sink environments with respect to different network metrics such as latency, packet delivery ratio (PDR) and energy consumption. Extensive simulation using instant Contiki simulator show significant performance differences between fixed and mobile sink environments. Fixed sink LLNs performed better in terms of average power consumption, latency and packet delivery ratio. The results demonstrated also that RPL protocol is sensitive to mobility and it increases the number of isolated nodes.
Resumo:
Hardware implementations of arithmetic operators using signed digit arithmetic have lost some of their earlier popularity. However, SD is revisited and used to realise an efficient radix-16 generic multiplier, which has particular potential for low-power implementation. The SD multiplier algorithm reduces the number of partial products to as much as 1/4, and in initial tests reduces the estimated power consumption to only about 50% of that of the Booth multiplier. It is different from other previous high-radix methods in that it employs a novel method to generate its partial products with zero arithmetic logic.
Resumo:
A novel power-efficient systolic array architecture is proposed for full search block matching (FSBM) motion estimation, where the partial distortion elimination algorithm is used to dynamically switch off the computation of eliminated partial candidate blocks. The RTL-level simulation shows that the proposed architecture can reduce the power consumption of the computation part of the algorithm to about 60% of that of the conventional 2D systolic arrays.
Resumo:
We report the discovery of the transiting giant planet WASP-17b, the least-dense planet currently known. It is 1.6 Saturn masses, but 1.5-2 Jupiter radii, giving a density of 6%-14% that of Jupiter. WASP-17b is in a 3.7 day orbit around a sub-solar metallicity, V = 11.6, F6 star. Preliminary detection of the Rossiter-McLaughlin effect suggests that WASP-17b is in a retrograde orbit (? ˜ -150°), indicative of a violent history involving planet-planet or star-planet scattering. WASP-17b's bloated radius could be due to tidal heating resulting from recent or ongoing tidal circularization of an eccentric orbit, such as the highly eccentric orbits that typically result from scattering interactions. It will thus be important to determine more precisely the current orbital eccentricity by further high-precision radial velocity measurements or by timing the secondary eclipse, both to reduce the uncertainty on the planet's radius and to test tidal-heating models. Owing to its low surface gravity, WASP-17b's atmosphere has the largest scale height of any known planet, making it a good target for transmission spectroscopy.
Resumo:
Dynamic power consumption is very dependent on interconnect, so clever mapping of digital signal processing algorithms to parallelised realisations with data locality is vital. This is a particular problem for fast algorithm implementations where typically, designers will have sacrificed circuit structure for efficiency in software implementation. This study outlines an approach for reducing the dynamic power consumption of a class of fast algorithms by minimising the index space separation; this allows the generation of field programmable gate array (FPGA) implementations with reduced power consumption. It is shown how a 50% reduction in relative index space separation results in a measured power gain of 36 and 37% over a Cooley-Tukey Fast Fourier Transform (FFT)-based solution for both actual power measurements for a Xilinx Virtex-II FPGA implementation and circuit measurements for a Xilinx Virtex-5 implementation. The authors show the generality of the approach by applying it to a number of other fast algorithms namely the discrete cosine, the discrete Hartley and the Walsh-Hadamard transforms.
Resumo:
In the present work, by investigating the influence of source/drain (S/D) extension region engineering (also known as gate-underlap architecture) in planar Double Gate (DG) SOI MOSFETs, we offer new design insights to achieve high tolerance to gate misalignment/oversize in nanoscale devices for ultra-low-voltage (ULV) analog/rf applications. Our results show that (i) misaligned gate-underlap devices perform significantly better than DC devices with abrupt source/drain junctions with identical misalignment, (ii) misaligned gate underlap performance (with S/D optimization) exceeds perfectly aligned DG devices with abrupt S/D regions and (iii) 25% back gate misalignment can be tolerated without any significant degradation in cut-off frequency (f(T)) and intrinsic voltage gain (A(VO)). Gate-underlap DG devices designed with spacer-to-straggle ratio lying within the range 2.5 to 3.0 show best tolerance to misaligned/oversize back gate and indeed are better than self-aligned DG MOSFETs with non-underlap (abrupt) S/D regions. Impact of gate length and silicon film thickness scaling is also discussed. These results are very significant as the tolerable limit of misaligned/oversized back gate is considerably extended and the stringent process control requirements to achieve self-alignment can be relaxed for nanoscale planar ULV DG MOSFETs operating in weak-inversion region. The present work provides new opportunities for realizing future ULV analog/rf design with nanoscale gate-underlap DG MOSFETs. (C) 2008 Elsevier Ltd. All rights reserved.
Resumo:
Radio-based signalling devices will play an important role in future generations of remote patient monitoring equipment, both at home and in hospital. Ultimately, it will be possible to sample vital signs frompatients, whatever their location and without them necessarily being aware that a measurement is being taken. This paper reviews currentmethods for the transmission by radio of physiological parameters over ranges of 0.3, 3 and 30 m, and describes the radiofrequency hardware required and the carrier frequencies commonly used. Future developments, including full duplex systems and the use of more advanced modulation schemes, are described. The paper concludeswith a case studyof a humantemperature telemeter built to indicateovulation. Clinical results clearly show the advantage to be had in adopting radio biotelemetry in this instance.