986 resultados para Noise pollution.
Resumo:
The mass spectrum analysis of crystal face (100) and (111) and the photoluminescence analysis of crystal face (100) in the photoelectronic material InP were given. The Hall coefficient, charge carrier concentration and Hall mobility were determined. Experimental results indicate that the pollution of silicon is predominant.
Resumo:
We have investigated random telegraph noise in the photoluminescence from InGaAs quantum dots in GaAs. Dots switching among two and three levels have been measured. The experiments show that the switching InGaAs dots behave very similarly to switching InP dots in GaInP. but differently from the more commonly investigated colloidal dots. The switching is attributed to defects, and we show that the switching can be used as a monitor of the defect.
Resumo:
We report experiments on hot-electron stressing in commercial III-V nitride based heterojunction fight-emitting diodes. Stressing currents ranging from 100 mA to 200 mA were used. Degradations in the device properties were investigated through detailed studies of the I-V characteristics, electroluminescence, Deep-Level Transient Fourier Spectroscopy and flicker noise. Our experimental data demonstrated significant distortions in the I-V characteristics. The room temperature electroluminescence of the devices exhibited 25% decrement in the peak emission intensity. Concentration of the deep-levels was examined by measuring the Deep-Level Transient Fourier Spectroscopy, which indicated an increase in the density of deep-traps from 2.7 x 10(13) cm(-3) to 4.21 x 10(13) cm(-3) at E-1 = E-C - 1.1eV. The result is consistent with our study of 1/f noise, which exhibited up to three orders of magnitude increase in the voltage noise power spectra. Our experiments show large increase in both the interface traps and deep-levels resulted from hot-carrier stressing.
Resumo:
This paper presents the design of a wide-band low-noise amplifier (LNA) implemented in a 0.35 mu m SiGe BiCMOS technology for cable (DVB-C) and terrestrial (DVB-T) tuner applications. The LNA utilizes current injection to achieve high linearity. Without using inductors, the LNA achieves 0.1-1GHz wide bandwidth and 18.8-dB gain with less than 1.4-dB gain variation. The noise figure(NF) of the wideband LNA is 5dB, its 1-dB compression point is -2dBm and IIP3 is 8dBm. The LNA dissipates 120mW power with a 5-V supply.
Resumo:
This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a fourth-order phase domain single-stage Delta Sigma interpolator, and a 300-MS/s 12-bit current-steering DAC based on the Q(2) Random Walk switching scheme. The Delta Sigma interpolator is used to reduce the phase truncation error and the ROM size. The implemented fourth-order single-stage Delta Sigma noise shaper reduces the effective phase bits by four and reduces the ROM size by 16 times. The DDFS prototype is fabricated in a 0.35-mu m CMOS technology with active area of 1.11 mm(2) including a 12-bit DAC. The measured DDFS spurious-free dynamic range (SFDR) is greater than 78 dB using a reduced ROM with 8-bit phase, 12-bit amplitude resolution and a size of 0.09 mm(2). The total power consumption of the DDFS is 200)mW with a 3.3-V power supply.
Resumo:
This paper presents a behavior model for PLL Frequency Synthesizer. All the noise sources are modeled with noise voltages or currents in time-domain. An accurate VCO noise model is introduced, including both thermal noise and 1/f noise. The behavioral model can be co-simulated with transistor level circuits with fast speed and provides more accurate phase noise and spurs prediction. Comparison shows that simulation results match very well with measurement results.
Resumo:
This paper proposes a novel noise optimization technique. The technique gives analytical formulae for the noise performance of inductively degenerated CMOS low noise amplifier (LNA) circuits with an ideal gate inductor for a fixed bias voltage and nonideal gate inductor for a fixed power dissipation, respectively, by mathematical analysis and reasonable approximation methods. LNA circuits with required noise figure can be designed effectively and rapidly just by using hand calculations of the proposed formulae. We design a 1.8 GHz LNA in a TSMC 0.25 pan CMOS process. The measured results show a noise figure of 1.6 dB with a forward gain of 14.4 dB at a power consumption of 5 mW, demonstrating that the designed LNA circuits can achieve low noise figure levels at low power dissipation.
Resumo:
We present the design of a wide-band low-noise amplifier (LNA) implemented in 0.35μm SiGe BiCMOS technology for cable and terrestrial tuner applications. The LNA utilizes current injection to achieve high linearity. Without using inductors, the LNA achieves 0.1 ~ 1GHz wide bandwidth and 18. 8dB gain with less than 1.4dB of gain variation. The noise figure of the wideband LNA is 5dB, and its 1dB compression point is - 2dBm and IIP3 is 8dBm. The LNA dissipates 120mW of power with a 5V supply.
Resumo:
Metal-semiconductor-metal (MSM) structures were fabricated by RF-plasma-assisted MBE using different buffer layer structures. One type of buffer structure consists of an AlN high-temperature buffer layer (HTBL) and a GaN intermediate temperature buffer layer (ITBL), another buffer structure consists of just a single A IN HTBL. Systematic measurements in the flicker noise and deep level transient Fourier spectroscopy (DLTFS) measurements were used to characterize the defect properties in the films. Both the noise and DLTFS measurements indicate improved properties for devices fabricated with the use of ITBL and is attributed to the relaxation of residue strain in the epitaxial layer during growth process. (C) 2003 Elsevier Ltd. All rights reserved.