Full Irish: New Architecture in Ireland

Full Irish New Architecture in Ireland profiles 16 firms in the Republic of Ireland and Northern Ireland including photographs, drawings and text. Its publisher, Princeton Architectural Press, has won numerous international awards for highest quality academic and practice-based publications. The author was approached by the editors to write the book.

Art and Architecture of Ireland Volume Four:Architecture: 1600-2000

Three Entries: Peacelines; Public Housing in Northern Ireland in the Twentieth Century; Interpretive Centres, NI Peacelines, NI Social Housing

MSGR-based Low Latency Complex Matrix Inversion Architecture

This paper presents a matrix inversion architecture based on the novel Modified Squared Givens Rotations (MSGR) algorithm, which extends the original SGR method to complex valued data, and also corrects erroneous results in the original SGR method when zeros occur on the diagonal of the matrix either initially or during processing. The MSGR algorithm also avoids complex dividers in the matrix inversion, thus minimising the complexity of potential real-time implementations. A systolic array architecture is implemented and FPGA synthesis results indicate a high-throughput low-latency complex matrix inversion solution. © 2008 IEEE.

Subpixel interpolation architecture for multistandard video motion estimation

A new reconfigurable subpixel interpolation architecture for multistandard (e.g., MPEG-2, MPEG-4, H.264, and AVS) video motion estimation (ME) is presented. This exploits the mixed use of parallel and serial-input FIR filters to achieve high throughput rate and efficient silicon utilization. Silicon design studies show that this can be implemented using 34.8 × 10 3 gates with area and performance that compares very favorably with specific fixed solutions, e.g., for the H.264 standard alone. This can support SDTV and HDTV applications when implemented in 0.18 µm CMOS technology, with further performance enhancements achievable at 0.13 µm and below. © 2009 IEEE.

Online CORDIC algorithm and VLSI architecture for implementing QR-array processors

A novel most significant digit first CORDIC architecture is presented that is suitable for the VLSI design of systolic array processor cells for performing QR decomposition. This is based on an on-line CORDIC algorithm with a constant scale factor and a latency independent of the wordlength. This has been derived through the extension of previously published CORDIC algorithms. It is shown that simplifying the calculation of convergence bounds also greatly simplifies the derivation of suitable VLSI architectures. Design studies, based on a 0.35-µ CMOS standard cell process, indicate that 20 such QR processor cells operating at rates suitable for radar beamfoming can be readily accommodated on a single chip.

Linear QR architecture for a single chip adaptive beamformer

This paper presents the design of a novel single chip adaptive beamformer capable of performing 50 Gflops, (Giga-floating-point operations/second). The core processor is a QR array implemented on a fully efficient linear systolic architecture, derived using a mapping that allows individual processors for boundary and internal cell operations. In addition, the paper highlights a number of rapid design techniques that have been used to realise this system. These include an architecture synthesis tool for quickly developing the circuit architecture and the utilisation of a library of parameterisable silicon intellectual property (IP) cores, to rapidly develop detailed silicon designs.

The Architecture of Seduction: An Analysis on Digital Architectures within Consumer Society

Currently new digital tools used in architecture are often at the service of a conception of architecture as a consumer society’s cultural good. Within this neoliberal cultural frame, architects’ social function is no longer seen as the production of urban facts with sense of duty, but as a part within the symbolic logic that rules the social production of cultural values as it was defined by Veblen and developed by Baudrillard. As a result, the potential given by the new digital tools used in representation has shifted from an instrument used to verify a built project to two different main models: At the one hand the development of pure virtual architectures that are exclusively configured within their symbolic value as artistic “images” easily reproducible. On the other hand the development of all those projects which -even maintaining their attention to architecture as a built fact- base their symbolic value on the author’s image and on virtual aesthetics and logics that prevail over architecture’s materiality. Architects’ sense of duty has definitely reached a turning point.

Los nuevos territorios de la gráfica: imagen, proceso y distribución

La gráfica se encuentra en un proceso de simbiosis con la cultura visual en el que la tecnología de la imagen, la descentralización de la matriz y la adaptación del formato expositivo se funden con el resto de las actividades artísticas. El análisis de las comunidades formadas alrededor de esta práctica configura un puzzle, aparentemente bien encajado, que se divide entre el formalismo y el conceptualismo y entre la idea y el proceso. Las bienales y trienales, a la vanguardia del discurso, cuestionan cualquier concepto que se haya podido asentar con solidez: ante la decadencia del proceso artesanal el mensaje se profundiza nutriéndose de la invectiva provocada por las contradicciones sociales, territoriales y medioambientales para convertirse en un reflejo de la sociedad contemporánea. Comprender la gráfica actual pasa por un ejercicio de aperturismo y un proceso de adaptación al cambio técnico e iconográfico de los sectores implicados. El grabado es ahora un territorio en el que la integración de todas las artes permite cruzar sus fronteras con fluidez.

A programmable architecture for layered multimedia streams in IPv6 networks

A new configurable architecture is presented that offers multiple levels of video playback by accommodating variable levels of network utilization and bandwidth. By utilizing scalable MPEG-4 encoding at the network edge and using specific video delivery protocols, media streaming components are merged to fully optimize video playback for IPv6 networks, thus improving QoS. This is achieved by introducing “programmable network functionality” (PNF) which splits layered video transmission and distributes it evenly over available bandwidth, reducing packet loss and delay caused by out-of-profile DiffServ classes. An FPGA design is given which gives improved performance, e.g. link utilization, end-to-end delay, and that during congestion, improves on-time delivery of video frames by up to 80% when compared to current “static” DiffServ.