959 resultados para regime of temperature


Relevância:

100.00% 100.00%

Publicador:

Resumo:

The Kiel Outdoor Benthocosm infrastructure (Kiel, Germany,N 54°19.8'; E 010°09.0') allows combining natural in-situ fluctuations on all environmental variables with the controlled manipulation of treatment factors. The environmental fluctuations are admitted by a continuous flow-through of fjord water. The treatment is applied by delta-treatments which shift the mean of target variables (temperature and pH in this case) while maintaining the frequency and amplitude of natural fluctuations. The data presented here show the treatment levels and the continuously logged temperature and pH conditions in the experimental tanks. The dynamics of temperature and pH are driven by (i) in situ variability, (ii) the treatments imposed and (iii) the biology of the biota in the tanks. These contained macroalgal communities with associated mesograzers, mussels, and sea stars. The data set comprised 5 experimental runs: spring experiment (4.4.-19.6.2013), summer experiment 1 (4.7.-17.9.2013), autumn experiment (10.10-17.12.2013), winter experiment (16.1. - 1.4.2014), summer experiment 2 (10.7. - 26.9.2014).

Relevância:

100.00% 100.00%

Publicador:

Resumo:

Group IV semiconductor nanowires are characterized by Raman spectroscopy. The results are analyzed in terms of the heating induced by the laser beam on the nanowires. By solving the heat transport equation one can simulate the temperature reached by the NWs under the exposure to a laser beam. The results are illustrated with Si and Si1-xGex nanowires. Both bundles of nanowires and individual nanowires are studied. The main experimental conditions contributing to the nanowire heating are discussed

Relevância:

100.00% 100.00%

Publicador:

Resumo:

La temperatura es una preocupación que juega un papel protagonista en el diseño de circuitos integrados modernos. El importante aumento de las densidades de potencia que conllevan las últimas generaciones tecnológicas ha producido la aparición de gradientes térmicos y puntos calientes durante el funcionamiento normal de los chips. La temperatura tiene un impacto negativo en varios parámetros del circuito integrado como el retardo de las puertas, los gastos de disipación de calor, la fiabilidad, el consumo de energía, etc. Con el fin de luchar contra estos efectos nocivos, la técnicas de gestión dinámica de la temperatura (DTM) adaptan el comportamiento del chip en función en la información que proporciona un sistema de monitorización que mide en tiempo de ejecución la información térmica de la superficie del dado. El campo de la monitorización de la temperatura en el chip ha llamado la atención de la comunidad científica en los últimos años y es el objeto de estudio de esta tesis. Esta tesis aborda la temática de control de la temperatura en el chip desde diferentes perspectivas y niveles, ofreciendo soluciones a algunos de los temas más importantes. Los niveles físico y circuital se cubren con el diseño y la caracterización de dos nuevos sensores de temperatura especialmente diseñados para los propósitos de las técnicas DTM. El primer sensor está basado en un mecanismo que obtiene un pulso de anchura variable dependiente de la relación de las corrientes de fuga con la temperatura. De manera resumida, se carga un nodo del circuito y posteriormente se deja flotando de tal manera que se descarga a través de las corrientes de fugas de un transistor; el tiempo de descarga del nodo es la anchura del pulso. Dado que la anchura del pulso muestra una dependencia exponencial con la temperatura, la conversión a una palabra digital se realiza por medio de un contador logarítmico que realiza tanto la conversión tiempo a digital como la linealización de la salida. La estructura resultante de esta combinación de elementos se implementa en una tecnología de 0,35 _m. El sensor ocupa un área muy reducida, 10.250 nm2, y consume muy poca energía, 1.05-65.5nW a 5 muestras/s, estas cifras superaron todos los trabajos previos en el momento en que se publicó por primera vez y en el momento de la publicación de esta tesis, superan a todas las implementaciones anteriores fabricadas en el mismo nodo tecnológico. En cuanto a la precisión, el sensor ofrece una buena linealidad, incluso sin calibrar; se obtiene un error 3_ de 1,97oC, adecuado para tratar con las aplicaciones de DTM. Como se ha explicado, el sensor es completamente compatible con los procesos de fabricación CMOS, este hecho, junto con sus valores reducidos de área y consumo, lo hacen especialmente adecuado para la integración en un sistema de monitorización de DTM con un conjunto de monitores empotrados distribuidos a través del chip. Las crecientes incertidumbres de proceso asociadas a los últimos nodos tecnológicos comprometen las características de linealidad de nuestra primera propuesta de sensor. Con el objetivo de superar estos problemas, proponemos una nueva técnica para obtener la temperatura. La nueva técnica también está basada en las dependencias térmicas de las corrientes de fuga que se utilizan para descargar un nodo flotante. La novedad es que ahora la medida viene dada por el cociente de dos medidas diferentes, en una de las cuales se altera una característica del transistor de descarga |la tensión de puerta. Este cociente resulta ser muy robusto frente a variaciones de proceso y, además, la linealidad obtenida cumple ampliamente los requisitos impuestos por las políticas DTM |error 3_ de 1,17oC considerando variaciones del proceso y calibrando en dos puntos. La implementación de la parte sensora de esta nueva técnica implica varias consideraciones de diseño, tales como la generación de una referencia de tensión independiente de variaciones de proceso, que se analizan en profundidad en la tesis. Para la conversión tiempo-a-digital, se emplea la misma estructura de digitalización que en el primer sensor. Para la implementación física de la parte de digitalización, se ha construido una biblioteca de células estándar completamente nueva orientada a la reducción de área y consumo. El sensor resultante de la unión de todos los bloques se caracteriza por una energía por muestra ultra baja (48-640 pJ) y un área diminuta de 0,0016 mm2, esta cifra mejora todos los trabajos previos. Para probar esta afirmación, se realiza una comparación exhaustiva con más de 40 propuestas de sensores en la literatura científica. Subiendo el nivel de abstracción al sistema, la tercera contribución se centra en el modelado de un sistema de monitorización que consiste de un conjunto de sensores distribuidos por la superficie del chip. Todos los trabajos anteriores de la literatura tienen como objetivo maximizar la precisión del sistema con el mínimo número de monitores. Como novedad, en nuestra propuesta se introducen nuevos parámetros de calidad aparte del número de sensores, también se considera el consumo de energía, la frecuencia de muestreo, los costes de interconexión y la posibilidad de elegir diferentes tipos de monitores. El modelo se introduce en un algoritmo de recocido simulado que recibe la información térmica de un sistema, sus propiedades físicas, limitaciones de área, potencia e interconexión y una colección de tipos de monitor; el algoritmo proporciona el tipo seleccionado de monitor, el número de monitores, su posición y la velocidad de muestreo _optima. Para probar la validez del algoritmo, se presentan varios casos de estudio para el procesador Alpha 21364 considerando distintas restricciones. En comparación con otros trabajos previos en la literatura, el modelo que aquí se presenta es el más completo. Finalmente, la última contribución se dirige al nivel de red, partiendo de un conjunto de monitores de temperatura de posiciones conocidas, nos concentramos en resolver el problema de la conexión de los sensores de una forma eficiente en área y consumo. Nuestra primera propuesta en este campo es la introducción de un nuevo nivel en la jerarquía de interconexión, el nivel de trillado (o threshing en inglés), entre los monitores y los buses tradicionales de periféricos. En este nuevo nivel se aplica selectividad de datos para reducir la cantidad de información que se envía al controlador central. La idea detrás de este nuevo nivel es que en este tipo de redes la mayoría de los datos es inútil, porque desde el punto de vista del controlador sólo una pequeña cantidad de datos |normalmente sólo los valores extremos| es de interés. Para cubrir el nuevo nivel, proponemos una red de monitorización mono-conexión que se basa en un esquema de señalización en el dominio de tiempo. Este esquema reduce significativamente tanto la actividad de conmutación sobre la conexión como el consumo de energía de la red. Otra ventaja de este esquema es que los datos de los monitores llegan directamente ordenados al controlador. Si este tipo de señalización se aplica a sensores que realizan conversión tiempo-a-digital, se puede obtener compartición de recursos de digitalización tanto en tiempo como en espacio, lo que supone un importante ahorro de área y consumo. Finalmente, se presentan dos prototipos de sistemas de monitorización completos que de manera significativa superan la características de trabajos anteriores en términos de área y, especialmente, consumo de energía. Abstract Temperature is a first class design concern in modern integrated circuits. The important increase in power densities associated to recent technology evolutions has lead to the apparition of thermal gradients and hot spots during run time operation. Temperature impacts several circuit parameters such as speed, cooling budgets, reliability, power consumption, etc. In order to fight against these negative effects, dynamic thermal management (DTM) techniques adapt the behavior of the chip relying on the information of a monitoring system that provides run-time thermal information of the die surface. The field of on-chip temperature monitoring has drawn the attention of the scientific community in the recent years and is the object of study of this thesis. This thesis approaches the matter of on-chip temperature monitoring from different perspectives and levels, providing solutions to some of the most important issues. The physical and circuital levels are covered with the design and characterization of two novel temperature sensors specially tailored for DTM purposes. The first sensor is based upon a mechanism that obtains a pulse with a varying width based on the variations of the leakage currents on the temperature. In a nutshell, a circuit node is charged and subsequently left floating so that it discharges away through the subthreshold currents of a transistor; the time the node takes to discharge is the width of the pulse. Since the width of the pulse displays an exponential dependence on the temperature, the conversion into a digital word is realized by means of a logarithmic counter that performs both the timeto- digital conversion and the linearization of the output. The structure resulting from this combination of elements is implemented in a 0.35_m technology and is characterized by very reduced area, 10250 nm2, and power consumption, 1.05-65.5 nW at 5 samples/s, these figures outperformed all previous works by the time it was first published and still, by the time of the publication of this thesis, they outnumber all previous implementations in the same technology node. Concerning the accuracy, the sensor exhibits good linearity, even without calibration it displays a 3_ error of 1.97oC, appropriate to deal with DTM applications. As explained, the sensor is completely compatible with standard CMOS processes, this fact, along with its tiny area and power overhead, makes it specially suitable for the integration in a DTM monitoring system with a collection of on-chip monitors distributed across the chip. The exacerbated process fluctuations carried along with recent technology nodes jeop-ardize the linearity characteristics of the first sensor. In order to overcome these problems, a new temperature inferring technique is proposed. In this case, we also rely on the thermal dependencies of leakage currents that are used to discharge a floating node, but now, the result comes from the ratio of two different measures, in one of which we alter a characteristic of the discharging transistor |the gate voltage. This ratio proves to be very robust against process variations and displays a more than suficient linearity on the temperature |1.17oC 3_ error considering process variations and performing two-point calibration. The implementation of the sensing part based on this new technique implies several issues, such as the generation of process variations independent voltage reference, that are analyzed in depth in the thesis. In order to perform the time-to-digital conversion, we employ the same digitization structure the former sensor used. A completely new standard cell library targeting low area and power overhead is built from scratch to implement the digitization part. Putting all the pieces together, we achieve a complete sensor system that is characterized by ultra low energy per conversion of 48-640pJ and area of 0.0016mm2, this figure outperforms all previous works. To prove this statement, we perform a thorough comparison with over 40 works from the scientific literature. Moving up to the system level, the third contribution is centered on the modeling of a monitoring system consisting of set of thermal sensors distributed across the chip. All previous works from the literature target maximizing the accuracy of the system with the minimum number of monitors. In contrast, we introduce new metrics of quality apart form just the number of sensors; we consider the power consumption, the sampling frequency, the possibility to consider different types of monitors and the interconnection costs. The model is introduced in a simulated annealing algorithm that receives the thermal information of a system, its physical properties, area, power and interconnection constraints and a collection of monitor types; the algorithm yields the selected type of monitor, the number of monitors, their position and the optimum sampling rate. We test the algorithm with the Alpha 21364 processor under several constraint configurations to prove its validity. When compared to other previous works in the literature, the modeling presented here is the most complete. Finally, the last contribution targets the networking level, given an allocated set of temperature monitors, we focused on solving the problem of connecting them in an efficient way from the area and power perspectives. Our first proposal in this area is the introduction of a new interconnection hierarchy level, the threshing level, in between the monitors and the traditional peripheral buses that applies data selectivity to reduce the amount of information that is sent to the central controller. The idea behind this new level is that in this kind of networks most data are useless because from the controller viewpoint just a small amount of data |normally extreme values| is of interest. To cover the new interconnection level, we propose a single-wire monitoring network based on a time-domain signaling scheme that significantly reduces both the switching activity over the wire and the power consumption of the network. This scheme codes the information in the time domain and allows a straightforward obtention of an ordered list of values from the maximum to the minimum. If the scheme is applied to monitors that employ TDC, digitization resource sharing is achieved, producing an important saving in area and power consumption. Two prototypes of complete monitoring systems are presented, they significantly overcome previous works in terms of area and, specially, power consumption.

Relevância:

100.00% 100.00%

Publicador:

Resumo:

The mycelial growth of 18 Fusarium solani strains isolated from sea beds of the south-eastern coast of Spain was tested on potato-dextrose agar adjusted to different osmotic potentials with either KCl or NACl (-1.50 to -144.54 bars) in 10ºC intervals ranging from 15 to 35ºC. Fungal growth was determined by measuring colony diameter after 4 days incubation. Mycelial growth was maximal at 25ºC. The quantity and frequency pattern of mycelial growth of F. solani differ significantly at 15 and 25ºC, with maximal occurring at the highest water potential tested (-1.50 bars); and at 35ºC, with a maximal mycelial growth at -13.79 bars. The effect of water potential was independent of salt composition. The general growth pattern of F. solani showed declining growth at potentials below -41.79 bars. Fungal growth at 35ºC was always higher than that growth at 15ºC, of all the water potentials tested. Significant differences observed in the response of mycelia to water potential and temperature as main and interactive effects. The viability of cultures was increasingly inhibited as the water potential dropped, but some growth was still observed at -99.56 bars. These findings could indicate that marine strains of F. solani have a physiological mechanism that permits survival in environments with low water potential. The observed differences in viability and the magnitude growth could indicate that the biological factors governing potential and actual growth are affected by osmotic potential in different ways.

Relevância:

100.00% 100.00%

Publicador:

Resumo:

The mycelial growth of 10 Fusarium culmorum strains isolated from water of the Andarax riverbed in the provinces of Granada and Almeria in southeastern Spain was tested on potato-dextroseagar adjusted to different osmotic potentials with either KCl or NaCl (−1.50 to−144.54 bars) at 10◦C intervals ranging from15◦ to 35◦C. Fungal growth was determined by measuring colony diameter after 4 d of incubation. Mycelial growth was maximal at 25◦C. The quantity and capacity of mycelial growth of F. culmorum were similar at 15 and 25◦C, with maximal growth occurring at −13.79 bars water potential and a lack of growth at 35◦C. The effect of water potential was independent of salt composition. The general growth pattern of Fusarium culmorum growth declined at potentials below −13.79 bars. Fungal growth at 25◦C was always greater than growth at 15◦C, at all of the water potentials tested. Significant differences were observed in the response ofmycelia to water potential and temperature as main and interactive effects. The number of isolates that showed growth was increasingly inhibited as the water potential dropped, but some growth was still observable at −99.56 bars. These findings could indicate that F. culmorum strains isolated from water have a physiological mechanism that permits survival in environments with low water potential. Propagules of Fusarium culmorum are transported long distances by river water, which could explain the severity of diseases caused by F.culmorum on cereal plants irrigated with river water and its interaction under hydric stress ormoderate soil salinity. The observed differences in growth magnitude and capacity could indicate that the biological factors governing potential and actual growth are affected by osmotic potential in different ways.

Relevância:

100.00% 100.00%

Publicador:

Resumo:

An earlier analysis of the Hall-magnetohydrodynamics (MHD) tearing instability [E. Ahedo and J. J. Ramos, Plasma Phys. Controlled Fusion 51, 055018 (2009)] is extended to cover the regime where the growth rate becomes comparable or exceeds the sound frequency. Like in the previous subsonic work, a resistive, two-fluid Hall-MHD model with massless electrons and zero-Larmor-radius ions is adopted and a linear stability analysis about a force-free equilibrium in slab geometry is carried out. A salient feature of this supersonic regime is that the mode eigenfunctions become intrinsically complex, but the growth rate remains purely real. Even more interestingly, the dispersion relation remains of the same form as in the subsonic regime for any value of the instability Mach number, provided only that the ion skin depth is sufficiently small for the mode ion inertial layer width to be smaller than the macroscopic lengths, a generous bound that scales like a positive power of the Lundquist number