MSGR-based Low Latency Complex Matrix Inversion Architecture

This paper presents a matrix inversion architecture based on the novel Modified Squared Givens Rotations (MSGR) algorithm, which extends the original SGR method to complex valued data, and also corrects erroneous results in the original SGR method when zeros occur on the diagonal of the matrix either initially or during processing. The MSGR algorithm also avoids complex dividers in the matrix inversion, thus minimising the complexity of potential real-time implementations. A systolic array architecture is implemented and FPGA synthesis results indicate a high-throughput low-latency complex matrix inversion solution. �� 2008 IEEE.

Subpixel interpolation architecture for multistandard video motion estimation

A new reconfigurable subpixel interpolation architecture for multistandard (e.g., MPEG-2, MPEG-4, H.264, and AVS) video motion estimation (ME) is presented. This exploits the mixed use of parallel and serial-input FIR filters to achieve high throughput rate and efficient silicon utilization. Silicon design studies show that this can be implemented using 34.8 �� 10 3 gates with area and performance that compares very favorably with specific fixed solutions, e.g., for the H.264 standard alone. This can support SDTV and HDTV applications when implemented in 0.18 ��m CMOS technology, with further performance enhancements achievable at 0.13 ��m and below. �� 2009 IEEE.

Online CORDIC algorithm and VLSI architecture for implementing QR-array processors

A novel most significant digit first CORDIC architecture is presented that is suitable for the VLSI design of systolic array processor cells for performing QR decomposition. This is based on an on-line CORDIC algorithm with a constant scale factor and a latency independent of the wordlength. This has been derived through the extension of previously published CORDIC algorithms. It is shown that simplifying the calculation of convergence bounds also greatly simplifies the derivation of suitable VLSI architectures. Design studies, based on a 0.35-�� CMOS standard cell process, indicate that 20 such QR processor cells operating at rates suitable for radar beamfoming can be readily accommodated on a single chip.

Linear QR architecture for a single chip adaptive beamformer

This paper presents the design of a novel single chip adaptive beamformer capable of performing 50 Gflops, (Giga-floating-point operations/second). The core processor is a QR array implemented on a fully efficient linear systolic architecture, derived using a mapping that allows individual processors for boundary and internal cell operations. In addition, the paper highlights a number of rapid design techniques that have been used to realise this system. These include an architecture synthesis tool for quickly developing the circuit architecture and the utilisation of a library of parameterisable silicon intellectual property (IP) cores, to rapidly develop detailed silicon designs.

A programmable architecture for layered multimedia streams in IPv6 networks

A new configurable architecture is presented that offers multiple levels of video playback by accommodating variable levels of network utilization and bandwidth. By utilizing scalable MPEG-4 encoding at the network edge and using specific video delivery protocols, media streaming components are merged to fully optimize video playback for IPv6 networks, thus improving QoS. This is achieved by introducing ���programmable network functionality��� (PNF) which splits layered video transmission and distributes it evenly over available bandwidth, reducing packet loss and delay caused by out-of-profile DiffServ classes. An FPGA design is given which gives improved performance, e.g. link utilization, end-to-end delay, and that during congestion, improves on-time delivery of video frames by up to 80% when compared to current ���static��� DiffServ.

Burrow architecture and digging activity in the Cape dune mole rat

While females are traditionally thought to invest more time and energy into parental care than males, males often invest more resources into searching and displaying for mates, obtaining mates and in male-male conflict. Solitary subterranean mammals perform these activities in a particularly challenging niche, necessitating energetically expensive burrowing to both search for mates and forage for food. This restriction presumably affects males more than females as the former are thought to dig longer tunnels that cover greater distances to search for females. We excavated burrow systems of male and female Cape dune mole rats Bathyergus suillus the, largest truly subterranean mammal, to investigate whether male burrows differ from those of females in ways that reflect mate searching by males. We consider burrow architecture (length, internal dimensions, fractal dimension of tunnel systems, number of nesting chambers and mole mounds on the surface) in relation to mating strategy. Males excavated significantly longer burrow systems with higher fractal dimensions and larger burrow areas than females. Male burrow systems were also significantly farther from one another than females were from other females' burrow systems. However, no sex differences were evident in tunnel cross-sectional area, mass of soil excavated per mound, number of mounds produced per unit burrow length or mass of soil excavated per burrow system. Hence, while males may use their habitat differently from females, they do not appear to differ in the dimensions of the tunnels they create. Thus, exploration and use of the habitat differs between the sexes, which may be a consequence of sex differences in mating behaviour and greater demands for food.

Design and implementation of a field programmable CRC circuit architecture

The design and implementation of a programmable cyclic redundancy check (CRC) computation circuit architecture, suitable for deployment in network related system-on-chips (SoCs) is presented. The architecture has been designed to be field reprogrammable so that it is fully flexible in terms of the polynomial deployed and the input port width. The circuit includes an embedded configuration controller that has a low reconfiguration time and hardware cost. The circuit has been synthesised and mapped to 130-nm UMC standard cell [application-specific integrated circuit (ASIC)] technology and is capable of supporting line speeds of 5 Gb/s. �� 2006 IEEE.<br/>

Grammar; Found Architecture

Two poems