A direct digital frequency synthesizer with fourth-order phase domain Delta Sigma noise shaper and 12-bit current-steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a fourth-order phase domain single-stage Delta Sigma interpolator, and a 300-MS/s 12-bit current-steering DAC based on the Q(2) Random Walk switching scheme. The Delta Sigma interpolator is used to reduce the phase truncation error and the ROM size. The implemented fourth-order single-stage Delta Sigma noise shaper reduces the effective phase bits by four and reduces the ROM size by 16 times. The DDFS prototype is fabricated in a 0.35-mu m CMOS technology with active area of 1.11 mm(2) including a 12-bit DAC. The measured DDFS spurious-free dynamic range (SFDR) is greater than 78 dB using a reduced ROM with 8-bit phase, 12-bit amplitude resolution and a size of 0.09 mm(2). The total power consumption of the DDFS is 200)mW with a 3.3-V power supply.

Compact SOI arrayed waveguide grating demultiplexer with broad spectral response

A compact eight-channel flat spectral response arrayed waveguide grating (AWG) multiplexer based on siliconon-insulator (SOI) materials has been fabricated on the planar lightwave circuit (PLC). The 1-dB bandwidth of 48 GHz and 3-dB bandwidth of 69 GHz are obtained for the 100 GHz channel spacing. Not only non-adjacent crosstalk but also adjacent crosstalk are less than -25 dB. The on-chip propagation loss range is from 3.5 to 3.9 dB, and the 2 total device size is 1.5 x 1.0 cm(2). (c) 2005 Elsevier B.V. All rights reserved.

Compact 3-dB tapered multimode interference coupler in silicon-on-insulator

We have fabricated a compact 3-dB multimode interference coupler with a large silicon-on-insulator cross section. To reduce the length of the usual symmetric interference multimode interference coupler, we propose using a parabolically tapered structure. The length of the device is 398 mum. The device has a uniformity of 0.28 dB. (C) 2001 Optical Society of America.

Ultra-compact silicon-on-insulator optical filter based on sidewall Bragg grating

Micro-cavity structure composed of silicon wire with 240nm square cross section and two symmetrical sidewall waveguide Bragg gratings is fabricated and studied for the operation under telecommunication wavelengths. Optical filter of quasi-TE mode was realized based on this cavity. In such micro-cavity, optical quality factor (Q) was measured up to 380 with a 4.8nm free spectral range (FSR) and 12dB fringe contrast (FC). The measured group index of silicon waveguide with only 240nm square cross section was between 3.80 and 5.43. It is the first time group delay of silicon wire waveguide with such small core dimension is studied. Larger group delay can be expected after optimizing the design parameters and the fabrication process.

A Compact Direct Digital Frequency Synthesizer for System-on-chip

A compact direct digital frequency synthesizer (DDFS) for system-on-chip (SoC) is developed in this paper. For smaller chip size and lower power consumption, the phase to sine mapping data is compressed by using sine symmetry technique, sine-phase difference technique, quad line approximation (QLA) technique and quantization and error read only memory (QE-ROM) technique. The ROM size is reduced by 98 % using the techniques mentioned above. A compact DDFS chip with 32-bit phase storage depth and a 10-bit on-chip digital to analog converter(DAC) has been successfully implemented using standard 0.35um CMOS process. The core area of the DDFS is 1.6mm(2). It consumes 167 mW at 3.3V, and its spurious free dynamic range (SFDR) is 61dB.

Theoretical and Experimental Studies of an Ultra-compact Photonic Crystal Corner Mirror Based on Silicon-On-Insulator

An ultra-compact silicon-on-insulator based photonic crystal corner mirror is designed and optimized. A sample is then successfully fabricated with extra losses 1.1 +/- 0.4dB for transverse-electronic (M) polarization for wavelength range of 1510-1630nm.

A direct digital frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a 4th-order single-stage pipelined delta-sigma interpolator and a 300MS/s 12-bit current-steering DAC based on Q(2) Random Walk switching scheme. The delta-sigma interpolator is used to reduce the phase truncation error and the ROM size. The measured spurious-free dynamic range (SFDR) is greater than 80 dB for 8-bit phase value and 12-bit sine-amplitude output. The DDFS prototype is fabricated in a 0.35um CMOS technology with core area of 1.11mm(2).

Novel compact SOI-based reconfigurable optical add/drop multiplexer using microring resonators - art. no. 60190L

Novel compact design for 4-channel SOI-based reconfigurable optical add/drop multiplexer using microring resonators is presented and analyzed. Microring resonators have two important attributes as a key new technology for future optical communications, namely functionality and compactness. Functionality refers to the fact that a wide range of desirable filter characteristics can be synthesized by coupling multiple rings. Compactness refers the fact that ring resonators with radii about 30 mu m can lead to large scale integration of devices with densities on the order of 10(4) similar to 10(5) devices per square centimeter. A 4-channel reconfigurable optical add/drop multiplexer comprises a grid-like array of ridge waveguides which perpendicularly cross through each other. SOI-based resonators consisted of multiple rings at each of the cross-grid nodes serve as the wavelength selective switch, and they can switch an optical signal between two ports by means of tuning refractive index of one of the rings. The thermo-optic coefficient of silicon is 1.86x 10(-4) /K. Thus a temperature rise of 27K will increase the refractive index by 5 x 10(-3), which is enough to cause the switching of our designed microring resonators. The thermo-optic effect is used to suppress the resonator power transfer, rather than to promote loss. Thus, the input signal only suffers small attenuation and simultaneously low crosstalk can be achieved by using multiple rings.

A direct digital frequency synthesizer with fourth-order phase domain Delta Sigma noise shaper and 12-bit current-steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a fourth-order phase domain single-stage Delta Sigma interpolator, and a 300-MS/s 12-bit current-steering DAC based on the Q(2) Random Walk switching scheme. The Delta Sigma interpolator is used to reduce the phase truncation error and the ROM size. The implemented fourth-order single-stage Delta Sigma noise shaper reduces the effective phase bits by four and reduces the ROM size by 16 times. The DDFS prototype is fabricated in a 0.35-mu m CMOS technology with active area of 1.11 mm(2) including a 12-bit DAC. The measured DDFS spurious-free dynamic range (SFDR) is greater than 78 dB using a reduced ROM with 8-bit phase, 12-bit amplitude resolution and a size of 0.09 mm(2). The total power consumption of the DDFS is 200)mW with a 3.3-V power supply.

Compact polarization-insensitive arrayed waveguide grating based on SOI material

A compact polarization-insensitive 8x8 arrayed waveguide grating with 100GHz channel spacing at 1.55 mu m is presented on the material of silicon on insulator (SOI). Increasing the epitaxial layer thickness can reduce the birefringence of the waveguide, but the wvaeguide's bend radius also increases at the same time. We choose the SOI wafer with 3.0 mu m epitaxial layer to reduce the device's size and designed the appropriate structure of rib wave-guides to eliminate the polarization dependant wavelength shift. Compared to the other methods of eliminating the polarization dependant wavelength shift, the method is convenient and easy to control the polarization without additional etching process. The index differences between TE0 and TM0 of straight and bend waveguides are 1.4x10(-5) and 3.9x10(-5), respectively. The results showed that the polarization dependant wavelength shift is 0.1nm, and the device size is 1.5x1.0 cm(2).

A Novel 0.72-6.2GHz Continuously-Tunable Delta Sigma Fractional-N Frequency Synthesizer

This paper presents a wideband Delta Sigma-based fractional-N synthesizer with three integrated quadrature VCOs for multiple-input multiple-output (MIMO) wireless communication applications. It continuously covers a wide range frequency from 0.72GHz to 6.2GHz that is suitable for multiple communication standards. The synthesizer is designed in 0.13-um RE CMOS process. The dual clock full differential multi-modulus divide (MMD) with low power consumption can operate over 9GHz under the worst condition. In the whole range frequency from 0.72GHz to 6.2GHz, the maximal tuning range of the QVCOs reaches 33.09% and their phase noise is -119d8/Hz similar to 124d8/Hz @1MHz. Its current is less than 12mA at a 1.2V voltage supply when it operates at the highest frequency of 6.2GHz.

Compact four-channel reconfigurable optical add-drop multiplexer using silicon photonic wire (vol 282, pg 3477, 2009)

Submitted by 阎军 (yanj@red.semi.ac.cn) on 2010-04-04T06:57:43Z No. of bitstreams: 1 71.pdf: 92858 bytes, checksum: 2a0a4972af8e56b0fced818042dd6dbd (MD5)

Compact and efficient triple-pass optical parametric chirped pulse amplification

Compact and efficient triple-pass optical parametric chirped pulse amplification in a single crystal has been demonstrated. The signal was triple-pass amplified in a single nonlinear crystal by a nanosecond pump pulse. The first-pass optical parametric amplification is completely phase matched in the plane of the maximum effective nonlinearity, and the other two passes work symmetrically near to the first-pass optical parametric amplification plane. This architecture efficiently increases the overall gain, overcomes the optical parametric fluorescence, and clearly simplifies the amplification scheme.