A direct digital frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a 4th-order single-stage pipelined delta-sigma interpolator and a 300MS/s 12-bit current-steering DAC based on Q(2) Random Walk switching scheme. The delta-sigma interpolator is used to reduce the phase truncation error and the ROM size. The measured spurious-free dynamic range (SFDR) is greater than 80 dB for 8-bit phase value and 12-bit sine-amplitude output. The DDFS prototype is fabricated in a 0.35um CMOS technology with core area of 1.11mm(2).

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a 4th-order single-stage pipelined delta-sigma interpolator and a 300MS/s 12-bit current-steering DAC based on Q(2) Random Walk switching scheme. The delta-sigma interpolator is used to reduce the phase truncation error and the ROM size. The measured spurious-free dynamic range (SFDR) is greater than 80 dB for 8-bit phase value and 12-bit sine-amplitude output. The DDFS prototype is fabricated in a 0.35um CMOS technology with core area of 1.11mm(2).

zhangdi于2010-03-29批量导入

Made available in DSpace on 2010-03-29T06:06:13Z (GMT). No. of bitstreams: 1 2323.pdf: 835837 bytes, checksum: ecb3bf50d4f7cd41c2bf30ad7d4943ce (MD5) Previous issue date: 2005

Japan Soc Appl Phys.; IEEE Solid-State Circuits Soc.; Inst Elect Informat & Commun Engeers Japan.; IEEE Elect Dev Soc.

Chinese Acad Sci, Inst Semicond, Beijing 100083, Peoples R China

Japan Soc Appl Phys.; IEEE Solid-State Circuits Soc.; Inst Elect Informat & Commun Engeers Japan.; IEEE Elect Dev Soc.