994 resultados para Silicon nitride


Relevância:

20.00% 20.00%

Publicador:

Resumo:

The pressure behavior of Raman frequencies and line widths of crystalline core-amorphous shell silicon nanowires (SiNWs) with two different core-to-shell ratio thicknesses was studied at pressures up to 8 GPa. The obtained isothermal compressibility (bulk modulus) of SiNWs with a core-to-shell ratio of about 1.8 is ∼20% higher (lower) than reported values for bulk Si. For SiNWs with smaller core-to-shell ratios, a plastic deformation of the shell was observed together with a strain relaxation. A significant increase in the full width at half-maximum of the Raman LTO-peak due to phonon decay was used to determine the critical pressure at which LTO-phonons decay into LO + TA phonons. Our results reveal that this critical pressure in strained core-shell SiNWs (∼4 GPa) is different from the reported value for bulk Si (∼7 GPa), whereas no change is observed for relaxed core-shell SiNWs. © 2013 American Chemical Society.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

In this paper we report about the electrical properties of La 0.7Ca0.3MnO3 compounds substituted by copper on the manganese site and/or deliberately contaminated by SiO2 in the reactant mixture. Several phenomena have been observed and discussed. SiO2 addition leads to the formation of an apatite-like secondary phase that affects the electrical conduction through the percolation of the charge carriers. On the other hand, depending on the relative amounts of copper and silicon, the temperature dependence of the electrical resistivity can be noticeably modified: our results enable us to compare the effects of crystallographic vacancies on the A and B sites of the perovskite with the influence of the copper ions substituted on the manganese site. The most original result occurs for the compounds with a small ratio Si/Cu, which display double-peaked resistivity vs. temperature curves. © 2003 Elsevier B.V. All rights reserved.

Relevância:

20.00% 20.00%

Publicador:

Relevância:

20.00% 20.00%

Publicador:

Resumo:

Contact resistance has a significant impact on the electrical characteristics of thin film transistors. It limits their maximum on-current and affects their subsequent behavior with bias. This distorts the extracted device parameters, in particular, the field-effect mobility. This letter presents a method capable of accounting for both the non-ohmic (nonlinear) and ohmic (linear) contact resistance effects solely based upon terminal I-V measurements. Applying our analysis to a nanocrystalline silicon thin film transistor, we demonstrate that contact resistance effects can lead to a twofold underestimation of the field-effect mobility. © 2008 American Institute of Physics.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

This scoping study proposes using mixed nitride fuel in Pu-based high conversion LWR designs in order to increase the breeding ratio. The higher density fuel reduces the hydrogen-to-heavy metal ratio in the reactor which results in a harder spectrum in which breeding is more effective. A Resource-renewable Boiling Water Reactor (RBWR) assembly was modeled in MCNP to demonstrate this effect in a typical high conversion LWR design. It was determined that changing the fuel from (U,TRU)O2 to (U,TRU)N in the assembly can increase its fissile inventory ratio (fissile Pu mass divided by initial fissile Pu mass) from 1.04 to up to 1.17. © 2011 Elsevier Ltd. All rights reserved.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

Vertically oriented GaAs nanowires (NWs) are grown on Si(111) substrates using metal-organic chemical vapor deposition. Controlled epitaxial growth along the 111 direction is demonstrated following the deposition of thin GaAs buffer layers and the elimination of structural defects, such as twin defects and stacking faults, is found for high growth rates. By systematically manipulating the AsH 3 (group-V) and TMGa (group-III) precursor flow rates, it is found that the TMGa flow rate has the most significant effect on the nanowire quality. After capping the minimal tapering and twin-free GaAs NWs with an AlGaAs shell, long exciton lifetimes (over 700ps) are obtained for high TMGa flow rate samples. It is observed that the Ga adatom concentration significantly affects the growth of GaAs NWs, with a high concentration and rapid growth leading to desirable characteristics for optoelectronic nanowire device applications including improved morphology, crystal structure and optical performance. © 2012 IOP Publishing Ltd.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

We investigate the growth procedures for achieving taper-free and kinked germanium nanowires epitaxially grown on silicon substrates by chemical vapor deposition. Singly and multiply kinked germanium nanowires consisting of 111 segments were formed by employing a reactant gas purging process. Unlike non-epitaxial kinked nanowires, a two-temperature process is necessary to maintain the taper-free nature of segments in our kinked germanium nanowires on silicon. As an application, nanobridges formed between (111) side walls of V-grooved (100) silicon substrates have been demonstrated. © 2012 IOP Publishing Ltd.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

We demonstrate a method to realize vertically oriented Ge nanowires on Si(111) substrates. Ge nanowires were grown by chemical vapor deposition using Au nanoparticles to seed nanowire growth via a vapor-liquid-solid growth mechanism. Rapid oxidation of Si during Au nanoparticle application inhibits the growth of vertically oriented Ge nanowires directly on Si. The present method employs thin Ge buffer layers grown at low temperature less than 600 degrees C to circumvent the oxidation problem. By using a thin Ge buffer layer with root-mean-square roughness of approximately 2 nm, the yield of vertically oriented Ge nanowires is as high as 96.3%. This yield is comparable to that of homoepitaxial Ge nanowires. Furthermore, branched Ge nanowires could be successfully grown on these vertically oriented Ge nanowires by a secondary seeding technique. Since the buffer layers are grown under moderate conditions without any high temperature processing steps, this method has a wide process window highly suitable for Si-based microelectronics.