A low-voltage triode-MOSFET four-quadrant multiplier with optimized current-efficiency

A low-voltage, low-power four-quadrant analog multiplier with optimized current-efficiency is presented. Its core corresponds to a pseudodifferential cascode, gain-boosting triode-transconductor. According to a low-voltage 1.2μm CMOS n-well process, operand differential-amplitudes are 1.0Vpp and 0.32Vpp for a 1.3V-supply. Common-mode voltages are properly chosen to maximize current-efficiency to 58%. Total quiescent dissipation is 260μW. A range of PSPICE simulation supports theoretical analysis. Excellent linearity is observed on dc characteristic. Assuming a ±0.5% mismatch on (W/L) and VTH THD at full-scale is 0.93% and 1.42%, for output frequencies of 1MHz and 10MHz, respectively.

Effect of powder milling and dopant addition on the current-voltage characteristics of SnO2-based ceramics

Non-linear electrical properties of SnO2-based ceramics were investigated as a function of powder agglomeration condition and as a function of dopant addition. All doped powders presented a single phase, cassiterite, as evidenced by X-ray diffraction analysis. The effect of milling was quite evident, with non-milled powder showing higher agglomerated particle size than milled powder. Cr addition seemed to increase the non-linear coefficient. Cu and Mn rendered dense ceramics, but α values for systems with Mn were higher than for systems with Cu.

Electrode poling of cellular polypropylene films with short high-voltage pulses

Recently, piezoelectric cellular polypropylene (PP) was proposed as a new type of quasi-ferroelectric. The observed hysteresis of the charge density as a function of the electric field could be explained as field-dependent charging inside the gas-filled voids. Interestingly enough, the measurable poling behavior of the macroscopic dipoles formed by charges that are trapped at the internal void surfaces is phenomenologically completely identical to the cooperative poling behavior of microscopic molecular dipoles in ferroelectric polymers. Therefore, it can be assumed that charge separation (or charge redistribution) and subsequent trapping in cellular PP is a rather fast switching process. In order to examine the poling dynamics, we developed an experimental setup for pulsed poling. High-voltage pulses with a duration of 45 μs (FWHM) were applied in direct contact to two-side metallized cellular PP films. The pulsed poling yields piezoelectricity in the cellular PP. We study and discuss the dependence of the resulting piezoelectricity on the poling field. We also characterize the charge separation during application of higher electric poling fields of up to -10 kV in direct contact to the two-side metallized films for longer times.

A linearly-tunable OTA-C sinusoidal oscillator for low-voltage applications

A low-voltage, low-power OTA-C sinusoidal oscillator based on a triode-MOSFET transconductor is here discussed. The classical quadrature model is employed and the transconductor inherent nonlinear characteristic with input voltage is used as the amplitude-stabilization element. An external bias VTUNE linearly adjusts the oscillation frequency. According to a standard 0.8μm CMOS n-well process, a prototype was integrated, with an effective area of 0.28mm2. Experimental data validate the theoretical analysis. For a single 1.8V-supply and 100mV≤VTUNE≤250mV, the oscillation frequency fo ranges from 0.50MHz to 1.125MHz, with a nearly constant gain KVCO=4.16KHz/mV. Maximum output amplitude is 374mVpp @1.12MHz. THD is -41dB @321mVpp. Maximum average consumption is 355μW.

Stable and metastable ferroelectric polarization analyzed by the ramp voltage technique

The study of the stable and the metastable ferroelectric polarization of poly(vinylidene fluoride), PVDF, was performed using two successive equal sign ramp voltages, mediated by a short-circuit period. Rates from 10 V/s up to 0.7 MV/s were used. Results showed that they follow different formation kinetics; that the stable part decreases for higher ramp voltage rates and its apparent coercive field increases.

Using artificial intelligence for the control of medium voltage substations

This paper introduces a method for the supervision and control of devices in electric substations using fuzzy logic and artificial neural networks. An automatic knowledge acquisition process is included which allows the on-line processing of operator actions and the extraction of control rules to replace gradually the human operator. Some experimental results obtained by the application of the implemented software in a simulated environment with random signal generators are presented.

An active leakage-injection scheme applied to low-voltage SRAMs

An active leakage-injection scheme (ALIS) for low-voltage (LV) high-density (HD) SRAMs is presented. By means of a feedback loop comprising a servo-amplifier and a common-drain MOSFET, a current matching the respective bit-line leakage is injected onto the line during precharge and sensing, preventing the respective capacitances from erroneous discharges. The technique is able to handle leakages up to hundreds of μA at high operating temperatures. Since no additional timing is required, read-out operations are performed at no speed penalty. A simplified 256×1bit array was designed in accordance with a 0.35 CMOS process and 1.2V-supply. A range of PSPICE simulation attests the efficacy of ALIS. With an extra power consumption of 242 μW, a 200 μA-leakage @125°C, corresponding to 13.6 times the cell current, is compensated.

A low-voltage low-sensitivity sinusoidal VCO for DPLL realizations

A quasi-sinusoidal linearly tunable OTA-C VCO built with triode-region transconductors is presented. Oscillation upon power-on is ensured by RHP poles associated with gate-drain capacitances of OTA input devices. Since the OTA nonlinearity stabilizes the amplitude, the oscillation frequency f0 is first-order independent of VDD, making the VCO adequate to mixed-mode designs. A range of simulations attests the theoretical analysis. As part of a DPLL, the VCO was prototyped on a 0.8μm CMOS process, occupying an area of 0.15mm2. Nominal f0 is 1MHz, with K VCo=8.4KHz/mV. Measured sensitivity to VDD is below 2.17, while phase noise is -86dBc at 100-KHz offset. The feasibility of the VCO for higher frequencies is verified by a redesign based on a 0.35μm CMOS process and VDD=3.3V, with a linear frequency-span of l3.2MHz - 61.5MHz.

A Gm-C bump equalizer for low-voltage low-power applications

A low-voltage low-power 2nd-order CMOS pseudo-differential bump-equalizer is presented. Its topology comprises a bandpass section with adjustable center frequency and quality factor, together with a programmable current amplifier. The basic building blocks are triode-operating transconductors, tunable by means of either a DC voltage or a digitally controlled current divider. The bump-equalizer as part of a battery-operated hearing aid device is designed for a 1.4V-supply and a 0.35μm CMOS fabrication process. The circuit performance is supported by a set of simulation results, which indicates a center frequency from 600Hz to 2.4kHz, 1≤Q≤5, and an adjustable gain within ±6dB at center frequency. The filter dynamic range lies around 40dB. Quiescent consumption is kept below 12μW for any configuration of the filter.

Prediction of voltage over electrodes' filaments of fluorescent lamps during dimming operation

This paper presents an investigation concerning the use of fundamental approximation analysis and a new lamp model for the prediction of the voltage over electrodes' filaments during dimming operation. The lamp model employed in this paper is based on equivalent resistances, which represent the electrodes' filaments and the gas column of a F32T8 lamp. Experimental results are presented in this paper, indicating the validity of the proposed analysis and confirming its potential to serve as an effective tool for the design of dimming electronic ballasts. © 2005 IEEE.

An AC voltage regulator with high-power-factor, and control using a FPGA device

This paper presents the analysis, design, simulation, and experimental results for a high frequency high Power-Factor (PF) AC (Alternate Current) voltage regulator, using a Sepic converter as power stage. The control technique employed to impose a sinusoidal input current waveform, with low Total Harmonic Distortion (THD), is the sinusoidal variable hysteresis control. The control technique was implemented in a FPGA (Field Programmable Gate Array) device, using a Hardware Description Language (VHDL). Through the use of the proposed control technique, the AC voltage regulator performs active power-factor correction, and low THD in the input current, for linear and non-linear loads, satisfying the requirements of the EEC61000-3-2 standards. Experimental results from an example prototype, designed for 300W of nominal output power, 50kHz (switching frequency), and 127Vrms of nominal input and output voltages, are presented in order to validate the proposed AC regulator. © 2005 IEEE.

Location of single line-to-ground faults on distribution feeders using voltage measurements

This paper proposes a dedicated algorithm for lation of single line-to-ground faults in distribution systems. The proposed algorithm uses voltage and current phasors measured at the substation level, voltage magnitudes measured at some buses of the feeder, a database containing electrical, operational and topological parameters of the distribution networks, and fault simulation. Voltage measurements can be obtained using power quality devices already installed on the feeders or using voltage measurement devices dedicated for fault location. Using the proposed algorithm, likely faulted points that are located on feeder laterals geographically far from the actual faulted point are excluded from the results. Assessment of the algorithm efficiency was carried out using a 238 buses real-life distribution feeder. The results show that the proposed algorithm is robust for performing fast and efficient fault location for sustained single line-to-ground faults requiring less than 5% of the feeder buses to be covered by voltage measurement devices. © 2006 IEEE.

Radial basis function network applied to the linearization of a voltage controlled oscillator

An analog circuit that implements a radial basis function network is presented. The proposed circuit allows the adjustment of all shape parameters of the radial functions, i.e., amplitude, center and width. The implemented network was applied to the linearization of a nonlinear circuit, a voltage controlled oscillator (VCO). This application can be classified as an open-loop control in which the network plays the role of the controller. Experimental results have proved the linearization capability of the proposed circuit. Its performance can be improved by using a network with more basis functions. Copyright 2007 ACM.

Variable speed refrigeration system with HPF input rectifier stage

This paper is based on the analysis and implementation of a new drive system applied to refrigeration systems, complying with the restrictions imposed by the IEC standards (Harmonic/Flicker/EMI-Electromagnetic Interference restrictions), in order to obtain high efficiency, high power factor, reduced harmonic distortion in the input current and reduced electromagnetic interference, with excellent performance in temperature control of a refrigeration prototype system (automatic control, precision and high dynamic response). The proposal is replace the single-phase motor by a three-phase motor, in the conventional refrigeration system. In this way, a proper control technique can be applied, using a closed-loop (feedback control), that will allow an accurate adjustment of the desirable temperature. The proposed refrigeration prototype uses a 0.5Hp three-phase motor and an open (Belt-Drive) Bitzer IY type compressor. The input rectifier stage's features include the reduction in the input current ripple, the reduction in the output voltage ripple, the use of low stress devices, low volume for the EMI input filter, high input power factor (PF), and low total harmonic distortion (THD) in the input current, in compliance with the IEC61000-3-2 standards. The digital controller for the output three-phase inverter stage has been developed using a conventional voltage-frequency control (scalar V/f control), and a simplified stator oriented Vector control, in order to verify the feasibility and performance of the proposed digital controls for continuous temperature control applied at the refrigerator prototype. ©2008 IEEE.

Voltage regulator modeling for the three-phase power flow in distribution networks

In this paper a three-phase power flow for electrical distribution systems considering different models of voltage regulators is presented. A voltage regulator (VR) is an equipment that maintains the voltage level in a predefined value in a distribution line in spite of the load variations within its nominal power. Three different types of connections are analyzed: 1) wye-connected regulators, 2) open delta-connected regulators and 3) closed delta-connected regulators. To calculate the power flow, the three-phase backward/forward sweep algorithm is used. The methodology is tested on the IEEE 34 bus distribution system. ©2008 IEEE.