Speed independent counting circuits /

"July 1, 1956"

Inductive inference in the variable valued predicate logic system VL 21 : methodology and computer implementation /

Vita.

The University of Illinois attached machine operating system: design criteria and program logic,

"Supported in part by National Science Foundation under Grant No. NSF-GP-7634."

On algorithms for finding all circuits of a graph

Bibliography: p. [37]-[39]

A resolution style proof procedure for higher-order logic /

Thesis--Illinois.

An algorithm for inferring multivalued dependencies that works also for a subclass of propositional logic /

"UILU-ENG 79 1714."

A comparative discussion of variable-valued logic and grammatical inference /

Bibliography: p. 45-46.

INDUCE-1 : an interactive inductive inference program in VL logic system /

"UILU-ENG 77 1727."--Cover.

BURSTLOGIC : design and analysis of logic circuitry to perform arithmetic on data in the Burst format /

Thesis--Illinois.

Design of totally self-checking asynchronous sequential machines.

Thesis (M.Sc.)--University of Illinois at Urbana-Champaign.

Selected problems of minimization of variable-valued logic formulas /

"UIUCDCS-R-75-726"

Hybrid circuits for the paramatrix system /

Thesis (M.S.)--University of Illinois at Urbana-Champaign, 1965.

Illiac III scanner analog circuits,

"C00-1018-1177."

Synthesis of optimal double-rail logic networks using NOR-OR gates by integer programming.

"Supported in part by ... Grant no. NSF GJ-503."

A test mode approach to fault detection in sequential circuits,

"C00-1469-0117."