Transfer effects in implicit memory and consumer choice

Two experiments investigated transfer effects in implicit memory and consumer choice, using a preference judgement task. Experiment 1 examined whether it is possible to obtain priming for unfamiliar food labels. Additionally, it investigated whether the experience of seeing a brand name with a particular product type would benefit subsequent processing of the brand name when linked with a different product type. Experiment 2 examined whether changes in modality between study and test would affect priming for unfamiliar brand names. Both questions are theoretically important, as well as pertaining to practical concerns in the consumer choice literature. Experiment 1 demonstrated significant priming for unfamiliar food labels, and established that priming was unaffected by changing the product type with which the brand name was associated. In Experiment 2, priming on both auditory and visual versions of the preference judgement task was reduced by changes in modality. The results and implications are discussed in relation to consumer choice and current theories of implicit memory.

A double data rate (DDR) architecture for OFDM based wireless consumer devices

The creation of OFDM based Wireless Personal Area Networks (WPANs) has allowed the development of high bit-rate wireless communication devices suitable for streaming High Definition video between consumer products, as demonstrated in Wireless-USB and Wireless-HDMI. However, these devices need high frequency clock rates, particularly for the OFDM, FFT and symbol processing sections resulting in high silicon cost and high electrical power. The high clock rates make hardware prototyping difficult and verification is therefore very important but costly. Acknowledging that electrical power in wireless consumer devices is more critical than the number of implemented logic gates, this paper presents a Double Data Rate (DDR) architecture for implementation inside a OFDM baseband codec in order to reduce the high frequency clock rates by a complete factor of 2. The presented architecture has been implemented and tested for ECMA-368 (Wireless- USB context) resulting in a maximum clock rate of 264MHz instead of the expected 528MHz clock rate existing anywhere on the baseband codec die.

A double data rate (DDR) architecture for OFDM based wireless consumer devices

The creation of OFDM based Wireless Personal Area Networks (WPANs) has allowed high bit-rate wireless communication devices suitable for streaming High Definition video between consumer products as demonstrated in Wireless- USB. However, these devices need high clock rates, particularly for the OFDM sections resulting in high silicon cost and high electrical power. Acknowledging that electrical power in wireless consumer devices is more critical than the number of implemented logic gates, this paper presents a Double Data Rate (DDR) architecture to reduce the OFDM input and output clock rate by a factor of 2. The architecture has been implemented and tested for Wireless-USB (ECMA-368) resulting in a maximum clock of 264MHz instead of 528MHz existing anywhere on the die.