Severe wear of a near eutectic aluminium-silicon alloy

The severe wear of a near eutectic aluminium silicon alloy is explored using a range of electron microscopic, spectroscopic and diffraction techniques to identify the residually strained and unstrained regions, microcracks and oxidized regions in the subsurface. In severe wear the contact pressure exceeds the elastic shakedown limit. Under this condition the primary and eutectic silicon particles fragment drastically. The fragments are transported by the matrix as it undergoes incremental straining with each cyclic contact at the asperity level. The grains are refined from similar to 2000 nm in the bulk to 30 nm in the near surface region. A large reduction in the interparticle distance compared with that for a milder stage of wear gives rise to high strain gradients which contribute to an enhancement of the dislocation density. The resulting regions of very high strain in the boundaries of the recrystallized grains as well as within the subgrains lead to the formation of microvoidskracks. This is accompanied by the formation of brittle oxides at these subsurface interfaces due to enhanced diffusion of oxygen. We believe that the abundance of such microcracks in the near surface region, primed by severe plastic deformation, is what distinguishes a severe wear regime from mild wear. (C) 2011 Acta Materialia Inc. Published by Elsevier Ltd. All rights reserved.

Topology Optimization of Micromachined Structures with the Manufacturing Constraints of KOH Etching of (110) Silicon

The focus of this paper is on designing useful compliant micro-mechanisms of high-aspect-ratio which can be microfabricated by the cost-effective wet etching of (110) orientation silicon (Si) wafers. Wet etching of (110) Si imposes constraints on the geometry of the realized mechanisms because it allows only etch-through in the form of slots parallel to the wafer's flat with a certain minimum length. In this paper, we incorporate this constraint in the topology optimization and obtain compliant designs that meet the specifications on the desired motion for given input forces. Using this design technique and wet etching, we show that we can realize high-aspect-ratio compliant micro-mechanisms. For a (110) Si wafer of 250 µm thickness, the minimum length of the etch opening to get a slot is found to be 866 µm. The minimum achievable width of the slot is limited by the resolution of the lithography process and this can be a very small value. This is studied by conducting trials with different mask layouts on a (110) Si wafer. These constraints are taken care of by using a suitable design parameterization rather than by imposing the constraints explicitly. Topology optimization, as is well known, gives designs using only the essential design specifications. In this work, we show that our technique also gives manufacturable mechanism designs along with lithography mask layouts. Some designs obtained are transferred to lithography masks and mechanisms are fabricated on (110) Si wafers.

Studies on the deposition and characterization of silicon oxide films for optical coating applications

Silicon oxide films were deposited by reactive evaporation of SiO. Parameters such as oxygen partial pressure and substrate temperature were varied to get variable and graded index films. Films with a refractive index in the range 1.718 to 1.465 at 550 nm have been successfully deposited. Films deposited using ionized oxygen has the refractive index 1.465 at 550 nm and good UV transmittance like bulk fused quartz. Preparation of graded index films was also investigated by changing the oxygen partial pressure during deposition. A two layer antireflection coating at 1064nm has been designed using both homogeneous and inhomogeneous films and studied their characteristics.

Temperature dependent transport studies in InN quantum dots grown by droplet epitaxy on silicon nitride/Si substrate

InN quantum dots (QDs) were fabricated on silicon nitride/Si (111) substrate by droplet epitaxy. Single-crystalline structure of InN QDs was verified by transmission electron microscopy, and the chemical bonding configurations of InN QDs were examined by x-ray photoelectron spectroscopy. Photoluminescence measurement shows a slight blue shift compared to the bulk InN, arising from size dependent quantum confinement effect. The interdigitated electrode pattern was created and current-voltage (I-V) characteristics of InN QDs were studied in a metal-semiconductor-metal configuration in the temperature range of 80-300K. The I-V characteristics of lateral grown InN QDs were explained by using the trap model. (C) 2011 American Institute of Physics. [doi:10.1063/1.3651762]

“Post silicon debug of SOC designs”

Continuous advances in VLSI technology have made implementation of very complicated systems possible. Modern System-on -Chips (SoCs) have many processors, IP cores and other functional units. As a result, complete verification of whole systems before implementation is becoming infeasible; hence it is likely that these systems may have some errors after manufacturing. This increases the need to find design errors in chips after fabrication. The main challenge for post-silicon debug is the observability of the internal signals. Post-silicon debug is the problem of determining what's wrong when the fabricated chip of a new design behaves incorrectly. This problem now consumes over half of the overall verification effort on large designs, and the problem is growing worse.Traditional post-silicon debug methods concentrate on functional parts of systems and provide mechanisms to increase the observability of internal state of systems. Those methods may not be sufficient as modern SoCs have lots of blocks (processors, IP cores, etc.) which are communicating with one another and communication is another source of design errors. This tutorial will be provide an insight into various observability enhancement techniques, on chip instrumentation techniques and use of high level models to support the debug process targeting both inside blocks and communication among them. It will also cover the use of formal methods to help debug process.

Electron paramagnetic resonance study of porous silicon

Electron paramagnetic resonance studies under ambient conditions of boron‐doped porous silicon show anisotropic Zeeman (g) and hyperfine (A) tensors, signaling localization of the charge carriers due to quantum confinement.

Growth of silicon nanowires by electron beam evaporation using indium catalyst

For the first time silicon nanowires have been grown on indium (In) coated Si (100) substrates using e-beam evaporation at a low substrate temperature of 300 degrees C. Standard spectroscopic and microscopic techniques have been employed for the structural, morphological and compositional properties of as grown Si nanowires. The as grown Si nanowires have randomly oriented with an average length of 600 nm for a deposition time of 15 min. As grown Si nanowires have shown indium nanoparticle (capped) on top of it confirming the Vapor Liquid Solid (VLS) growth mechanism. Transmission Electron Microscope (TEM) measurements have revealed pure and single crystalline nature of Si nanowires. The obtained results have indicated good progress towards finding alternative catalyst to gold for the synthesis of Si nanowires. (C) 2011 Elsevier B.V. All rights reserved.

Amorphous Hydrogenated Silicon: A Perspective on Circuit Synthesis

Abstract | Non-crystalline or glassy semiconductors are of great research interest for the fabrication of large area electronic systems such as displays and image sensors. Good uniformity over large areas, low temperature fabrication and the promise of low cost electronics on large area mechanically flexible and rigid substrates are some attractive features of these technologies. The article focusses on amorphous hydrogenated silicon thin film transistors, and reviews the problems, solutions and applications of these devices.

Physics-Based Band Gap Model for Relaxed and Strained 100] Silicon Nanowires

In this paper, we propose a physics-based simplified analytical model of the energy band gap and electron effective mass in a relaxed and strained rectangular 100] silicon nanowires (SiNWs). Our proposed formulation is based on the effective mass approximation for the nondegenerate two-band model and 4 x 4 Luttinger Hamiltonian for energy dispersion relation of conduction band electrons and the valence band heavy and light holes, respectively. Using this, we demonstrate the effect of the uniaxial strain applied along 100]-direction and a biaxial strain, which is assumed to be decomposed from a hydrostatic deformation along 001] followed by a uniaxial one along the 100]-direction, respectively, on both the band gap and the transport and subband electron effective masses in SiNW. Our analytical model is in good agreement with the extracted data using the extended-Huckel-method-based numerical simulations over a wide range of device dimensions and applied strain.

Efficient generation and guiding of megaampere relativistic electron current by silicon nanowires

We demonstrate 30 times enhanced flux of relativistic electrons by a silicon nanowire coated target excited by 30 fs, 800 nm laser pulses at an intensity of 3 x 10(18) W cm(-2). A measurement of the megaampere electron current via induced megagauss magnetic field supports the enhancement feature observed in the electron energy spectrum. The relativistic electrons generated at the front of nanowire coated surface are shown to travel efficiently over 500 mu m in the insulating substrate. The enhanced hot electron temperature is explained using a simple model and is supported by recent simulations. (C) 2012 American Institute of Physics. http://dx.doi.org/10.1063/1.4729010]