Analysis Of The Energy Quantization Effects On Single Electron Inverter Performance Through Noise Margin Modeling

Possible integration of Single Electron Transistor (SET) with CMOS technology is making the study of semiconductor SET more important than the metallic SET and consequently, the study of energy quantization effects on semiconductor SET devices and circuits is gaining significance. In this paper, for the first time, the effects of energy quantization on SET inverter performance are examined through analytical modeling and Monte Carlo simulations. It is observed that the primary effect of energy quantization is to change the Coulomb Blockade region and drain current of SET devices and as a result affects the noise margin, power dissipation, and the propagation delay of SET inverter. A new model for the noise margin of SET inverter is proposed which includes the energy quantization effects. Using the noise margin as a metric, the robustness of SET inverter is studied against the effects of energy quantization. It is shown that SET inverter designed with CT : CG = 1/3 (where CT and CG are tunnel junction and gate capacitances respectively) offers maximum robustness against energy quantization.

Modeling and analysis of energy quantization effects on single electron inverter performance

In this paper, for the first time, the effects of energy quantization on single electron transistor (SET) inverter performance are analyzed through analytical modeling and Monte Carlo simulations. It is shown that energy quantization mainly changes the Coulomb blockade region and drain current of SET devices and thus affects the noise margin, power dissipation, and the propagation delay of SET inverter. A new analytical model for the noise margin of SET inverter is proposed which includes the energy quantization effects. Using the noise margin as a metric, the robustness of SET inverter is studied against the effects of energy quantization. A compact expression is developed for a novel parameter quantization threshold which is introduced for the first time in this paper. Quantization threshold explicitly defines the maximum energy quantization that an SET inverter logic circuit can withstand before its noise margin falls below a specified tolerance level. It is found that SET inverter designed with CT:CG=1/3 (where CT and CG are tunnel junction and gate capacitances, respectively) offers maximum robustness against energy quantization.

Impact of energy quantisation in single electron transistor island on hybrid complementary metal oxide semiconductor-single electron transistor integrated circuits

For the first time, the impact of energy quantisation in single electron transistor (SET) island on the performance of hybrid complementary metal oxide semiconductor (CMOS)-SET transistor circuits has been studied. It has been shown through simple analytical models that energy quantisation primarily increases the Coulomb Blockade area and Coulomb Blockade oscillation periodicity of the SET device and thus influences the performance of hybrid CMOS-SET circuits. A novel computer aided design (CAD) framework has been developed for hybrid CMOS-SET co-simulation, which uses Monte Carlo (MC) simulator for SET devices along with conventional SPICE for metal oxide semiconductor devices. Using this co-simulation framework, the effects of energy quantisation have been studied for some hybrid circuits, namely, SETMOS, multiband voltage filter and multiple valued logic circuits. Although energy quantisation immensely deteriorates the performance of the hybrid circuits, it has been shown that the performance degradation because of energy quantisation can be compensated by properly tuning the bias current of the current-biased SET devices within the hybrid CMOS-SET circuits. Although this study is primarily done by exhaustive MC simulation, effort has also been put to develop first-order compact model for SET that includes energy quantisation effects. Finally, it has been demonstrated that one can predict the SET behaviour under energy quantisation with reasonable accuracy by slightly modifying the existing SET compact models that are valid for metallic devices having continuous energy states.

Analysis of Energy Quantization Effects on Single-Electron Transistor Circuits

In this paper, the effects of energy quantization on different single-electron transistor (SET) circuits (logic inverter, current-biased circuits, and hybrid MOS-SET circuits) are analyzed through analytical modeling and Monte Carlo simulations. It is shown that energy quantizationmainly increases the Coulomb blockade area and Coulomb blockade oscillation periodicity, and thus, affects the SET circuit performance. A new model for the noise margin of the SET inverter is proposed, which includes the energy quantization effects. Using the noise margin as a metric, the robustness of the SET inverter is studied against the effects of energy quantization. An analytical expression is developed, which explicitly defines the maximum energy quantization (termed as ``quantization threshold'') that an SET inverter can withstand before its noise margin falls below a specified tolerance level. The effects of energy quantization are further studiedfor the current-biased negative differential resistance (NDR) circuitand hybrid SETMOS circuit. A new model for the conductance of NDR characteristics is also formulated that explains the energy quantization effects.

Single electron transfer-driven multi-dimensional signal read-out function of TCNQ as an ``off-the-shelf'' detector for cyanide

Herein we report the first applications of TCNQ as a rapid and highly sensitive off-the-shelf cyanide detector. As a proof-of-concept, we have applied a kinetically selective single-electron transfer (SET) from cyanide to deep-lying LUMO orbitals of TCNQ to generate a persistently stable radical anion (TCNQ(center dot-)), under ambient condition. In contrast to the known cyanide sensors that operate with limited signal outputs, TCNQ(center dot-) offers a unique multiple signaling platform. The signal readability is facilitated through multichannel absorption in the UV-vis-NIR region and scattering-based spectroscopic methods like Raman spectroscopy and hyper Rayleigh scattering techniques. Particularly notable is the application of the intense 840 nm NIR absorption band to detect cyanide. This can be useful for avoiding background interference in the UV-vis region predominant in biological samples. We also demonstrate the fabrication of a practical electronic device with TCNQ as a detector. The device generates multiorder enhancement in current with cyanide because of the formation of the conductive TCNQ(center dot-).

Modeling of temperature and field-dependent electron mobility in a single-layer graphene sheet

In this paper, we address a physics-based analytical model of electric-field-dependent electron mobility (mu) in a single-layer graphene sheet using the formulation of Landauer and Mc Kelvey's carrier flux approach under finite temperature and quasi-ballistic regime. The energy-dependent, near-elastic scattering rate of in-plane and out-of-plane (flexural) phonons with the electrons are considered to estimate mu over a wide range of temperature. We also demonstrate the variation of mu with carrier concentration as well as the longitudinal electric field. We find that at high electric field (>10(6) Vm(-1)), the mobility falls sharply, exhibiting the scattering between the electrons and flexural phonons. We also note here that under quasi-ballistic transport, the mobility tends to a constant value at low temperature, rather than in between T-2 and T-1 in strongly diffusive regime. Our analytical results agree well with the available experimental data, while the methodologies are put forward to estimate the other carrier-transmission-dependent transport properties.

Analytical Solution of Joule-Heating Equation for Metallic Single-Walled Carbon Nanotube Interconnects

In this paper, we address a closed-form analytical solution of the Joule-heating equation for metallic single-walled carbon nanotubes (SWCNTs). Temperature-dependent thermal conductivity kappa has been considered on the basis of second-order three-phonon Umklapp, mass difference, and boundary scattering phenomena. It is found that kappa, in case of pure SWCNT, leads to a low rising in the temperature profile along the via length. However, in an impure SWCNT, kappa reduces due to the presence of mass difference scattering, which significantly elevates the temperature. With an increase in impurity, there is a significant shift of the hot spot location toward the higher temperature end point contact. Our analytical model, as presented in this study, agrees well with the numerical solution and can be treated as a method for obtaining an accurate analysis of the temperature profile along the CNT-based interconnects.

Thermoelectric performance of a single-layer graphene sheet for energy harvesting

We investigate the thermoelectric (TE) figure-of-merit of a single-layer graphene (SLG) sheet by a physics-based analytical technique. We first develop analytical models of electrical and thermal resistances and the Seebeck coefficient of SLG by considering electron interactions with the in-plane and flexural phonons. Using those models, we show that both the figure-of-merit and the TE efficiency can be substantially increased with the addition of isotope doping as it significantly reduces the phonon-dominated thermal conductivity. In addition, we report that the TE open circuit output voltage and output power depends weakly on the SLG sheet dimensions and sheet concentration in the strongly diffusive regime. Proposed models agree well with the available experimental data and demonstrate the immense potential of graphene for waste-heat recovery application.

Modeling of Channel Potential and Subthreshold Slope of Symmetric Double-Gate Transistor

A new physically based classical continuous potential distribution model, particularly considering the channel center, is proposed for a short-channel undoped body symmetrical double-gate transistor. It involves a novel technique for solving the 2-D nonlinear Poisson's equation in a rectangular coordinate system, which makes the model valid from weak to strong inversion regimes and from the channel center to the surface. We demonstrated, using the proposed model, that the channel potential versus gate voltage characteristics for the devices having equal channel lengths but different thicknesses pass through a single common point (termed ``crossover point''). Based on the potential model, a new compact model for the subthreshold swing is formulated. It is shown that for the devices having very high short-channel effects (SCE), the effective subthreshold slope factor is mainly dictated by the potential close to the channel center rather than the surface. SCEs and drain-induced barrier lowering are also assessed using the proposed model and validated against a professional numerical device simulator.

Coplanar gas-discharge display

1. The electric field strength between coplanar electrodes is calculated employing "conformal transformations." The electron multiplication factor is then computed in the nonuniform field region. These calculations have been made for different gap lengths, voltages, and also for different gases and gas pressures. The configuration results in a curved discharge path. It is found that the electron multiplication is maximum along a particular flux line and the prebreakdown discharge is expected to follow this flux line. Experimental tubes incorporating several coplanar gaps have been fabricated. Breakdown voltages have been measured for various discharge gaps and also for various gases such as xenon, helium, neon, argon, and neon-argon mixture (99.5:0.5) at different filling pressures. The variation of breakdown voltage with pressure and gap length is discussed. The observed discharge paths are curved and this is in agreement with theoretical results. A few experimental single-digit coplanar gas-discharge displays (CGDD's) with digit height of 5 cm have been fabricated and dependence of their characteristics on various parameters, including spacing between top glass plate and bottom substrate, have been studied.

Impact of Energy Quantization on the Performance of Current-Biased SET Circuits

The current-biased single electron transistor (SET) (CBS) is an integral part of almost all hybrid CMOS SET circuits. In this paper, for the first time, the effects of energy quantization on the performance of CBS-based circuits are studied through analytical modeling and Monte Carlo simulations. It is demonstrated that energy quantization has no impact on the gain of the CBS characteristics, although it changes the output voltage levels and oscillation periodicity. The effects of energy quantization are further studied for two circuits: negative differential resistance (NDR) and neuron cell, which use the CBS. A new model for the conductance of NDR characteristics is also formulated that includes the energy quantization term.

Assessment of SET Logic Robustness Through Noise Margin Modeling

A compact model for noise margin (NM) of single-electron transistor (SET) logic is developed, which is a function of device capacitances and background charge (zeta). Noise margin is, then, used as a metric to evaluate the robustness of SET logic against background charge, temperature, and variation of SET gate and tunnel junction capacitances (CG and CT). It is shown that choosing alpha=CT/CG=1/3 maximizes the NM. An estimate of the maximum tolerable zeta is shown to be equal to plusmn0.03 e. Finally, the effect of mismatch in device parameters on the NM is studied through exhaustive simulations, which indicates that a isin [0.3, 0.4] provides maximum robustness. It is also observed that mismatch can have a significant impact on static power dissipation.

A Computationally Efficient Generalized Poisson Solution for Independent Double-Gate Transistors

Previous techniques used for solving the 1-D Poisson equation ( PE) rigorously for long-channel asymmetric and independent double-gate (IDG) transistors result in potential models that involve multiple intercoupled implicit equations. As these equations need to be solved self-consistently, such potential models are clearly inefficient for compact modeling. This paper reports a different rigorous technique for solving the same PE by which one can obtain the potential profile of a generalized IDG transistor that involves a single implicit equation. The proposed Poisson solution is shown to be computationally more efficient for circuit simulation than the previous solutions.

An Efficient Robust Algorithm for the Surface-Potential Calculation of Independent DG MOSFET

Although the recently proposed single-implicit-equation-based input voltage equations (IVEs) for the independent double-gate (IDG) MOSFET promise faster computation time than the earlier proposed coupled-equations-based IVEs, it is not clear how those equations could be solved inside a circuit simulator as the conventional Newton-Raphson (NR)-based root finding method will not always converge due to the presence of discontinuity at the G-zero point (GZP) and nonremovable singularities in the trigonometric IVE. In this paper, we propose a unique algorithm to solve those IVEs, which combines the Ridders algorithm with the NR-based technique in order to provide assured convergence for any bias conditions. Studying the IDG MOSFET operation carefully, we apply an optimized initial guess to the NR component and a minimized solution space to the Ridders component in order to achieve rapid convergence, which is very important for circuit simulation. To reduce the computation budget further, we propose a new closed-form solution of the IVEs in the near vicinity of the GZP. The proposed algorithm is tested with different device parameters in the extended range of bias conditions and successfully implemented in a commercial circuit simulator through its Verilog-A interface.