953 resultados para hydrogenated amorphous silicon
Resumo:
BACKGROUND AND AIMS: Silicon has been shown to enhance the resistance of plants to fungal and bacterial pathogens. Here, the effect of potassium silicate was assessed on two cotton (Gossypium hirsutum) cultivars subsequently inoculated with Fusarium oxysporum f. sp. vasinfectum (Fov). Sicot 189 is moderately resistant whilst Sicot F-1 is the second most resistant commercial cultivar presently available in Australia. METHODS: Transmission and light microscopy were used to compare cellular modifications in root cells after these different treatments. The accumulation of phenolic compounds and lignin was measured. KEY RESULTS: Cellular alterations including the deposition of electron-dense material, degradation of fungal hyphae and occlusion of endodermal cells were more rapidly induced and more intense in endodermal and vascular regions of Sicot F-1 plants supplied with potassium silicate followed by inoculation with Fov than in similarly treated Sicot 189 plants or in silicate-treated plants of either cultivar not inoculated with Fov. Significantly more phenolic compounds were present at 7 d post-infection (dpi) in root extracts of Sicot F-1 plants treated with potassium silicate followed by inoculation with Fov compared with plants from all other treatments. The lignin concentration at 3 dpi in root material from Sicot F-1 treated with potassium silicate and inoculated with Fov was significantly higher than that from water-treated and inoculated plants. CONCLUSIONS: This study demonstrates that silicon treatment can affect cellular defence responses in cotton roots subsequently inoculated with Fov, particularly in Sicot F-1, a cultivar with greater inherent resistance to this pathogen. This suggests that silicon may interact with or initiate defence pathways faster in this cultivar than in the less resistant cultivar.
Resumo:
Reverse osmosis (RO) brine produced at a full-scale coal seam gas (CSG) water treatment facility was characterized with spectroscopic and other analytical techniques. A number of potential scalants including silica, calcium, magnesium, sulphates and carbonates, all of which were present in dissolved and non-dissolved forms, were characterized. The presence of spherical particles with a size range of 10-1000nm and aggregates of 1-10 microns was confirmed by transmission electron microscopy (TEM). Those particulates contained the following metals in decreasing order: K, Si, Sr, Ca, B, Ba, Mg, P, and S. Characterization showed that nearly one-third of the total silicon in the brine was present in the particulates. Further, analysis of the RO brine suggested supersaturation and precipitation of metal carbonates and sulphates during the RO process should take place and could be responsible for subsequently capturing silica in the solid phase. However, the precipitation of crystalline carbonates and sulphates are complex. X-ray diffraction analysis did not confirm the presence of common calcium carbonates or sulphates but instead showed the presence of a suite of complex minerals, to which amorphous silica and/or silica rich compounds could have adhered. A filtration study showed that majority of the siliceous particles were less than 220nm in size, but could still be potentially captured using a low molecular weight ultrafiltration membrane. © 2015 Elsevier Ltd.
Resumo:
Analysis methods for electrochemical etching baths consisting of various concentrations of hydrofluoric acid (HF) and an additional organic surface wetting agent are presented. These electrolytes are used for the formation of meso- and macroporous silicon. Monitoring the etching bath composition requires at least one method each for the determination of the HF concentration and the organic content of the bath. However, it is a precondition that the analysis equipment withstands the aggressive HF. Titration and a fluoride ion-selective electrode are used for the determination of the HF and a cuvette test method for the analysis of the organic content, respectively. The most suitable analysis method is identified depending on the components in the electrolyte with the focus on capability of resistance against the aggressive HF.
Resumo:
Charge carrier lifetime measurements in bulk or unfinished photovoltaic (PV) materials allow for a more accurate estimate of power conversion efficiency in completed solar cells. In this work, carrier lifetimes in PV- grade silicon wafers are obtained by way of quasi-steady state photoconductance measurements. These measurements use a contactless RF system coupled with varying narrow spectrum input LEDs, ranging in wavelength from 460 nm to 1030 nm. Spectral dependent lifetime measurements allow for determination of bulk and surface properties of the material, including the intrinsic bulk lifetime and the surface recombination velocity. The effective lifetimes are fit to an analytical physics-based model to determine the desired parameters. Passivated and non-passivated samples are both studied and are shown to have good agreement with the theoretical model.
Resumo:
Conventional Si complementary-metal-oxide-semiconductor (CMOS) scaling is fast approaching its limits. The extension of the logic device roadmap for future enhancements in transistor performance requires non-Si materials and new device architectures. III-V materials, due to their superior electron transport properties, are well poised to replace Si as the channel material beyond the 10nm technology node to mitigate the performance loss of Si transistors from further reductions in supply voltage to minimise power dissipation in logic circuits. However several key challenges, including a high quality dielectric/III-V gate stack, a low-resistance source/drain (S/D) technology, heterointegration onto a Si platform and a viable III-V p-metal-oxide-semiconductor field-effect-transistor (MOSFET), need to be addressed before III-Vs can be employed in CMOS. This Thesis specifically addressed the development and demonstration of planar III-V p-MOSFETs, to complement the n-MOSFET, thereby enabling an all III-V CMOS technology to be realised. This work explored the application of InGaAs and InGaSb material systems as the channel, in conjunction with Al2O3/metal gate stacks, for p-MOSFET development based on the buried-channel flatband device architecture. The body of work undertaken comprised material development, process module development and integration into a robust fabrication flow for the demonstration of p-channel devices. The parameter space in the design of the device layer structure, based around the III-V channel/barrier material options of Inx≥0.53Ga1-xAs/In0.52Al0.48As and Inx≥0.1Ga1-xSb/AlSb, was systematically examined to improve hole channel transport. A mobility of 433 cm2/Vs, the highest room temperature hole mobility of any InGaAs quantum-well channel reported to date, was obtained for the In0.85Ga0.15As (2.1% strain) structure. S/D ohmic contacts were developed based on thermally annealed Au/Zn/Au metallisation and validated using transmission line model test structures. The effects of metallisation thickness, diffusion barriers and de-oxidation conditions were examined. Contacts to InGaSb-channel structures were found to be sensitive to de-oxidation conditions. A fabrication process, based on a lithographically-aligned double ohmic patterning approach, was realised for deep submicron gate-to-source/drain gap (Lside) scaling to minimise the access resistance, thereby mitigating the effects of parasitic S/D series resistance on transistor performance. The developed process yielded gaps as small as 20nm. For high-k integration on GaSb, ex-situ ammonium sulphide ((NH4)2S) treatments, in the range 1%-22%, for 10min at 295K were systematically explored for improving the electrical properties of the Al2O3/GaSb interface. Electrical and physical characterisation indicated the 1% treatment to be most effective with interface trap densities in the range of 4 - 10×1012cm-2eV-1 in the lower half of the bandgap. An extended study, comprising additional immersion times at each sulphide concentration, was further undertaken to determine the surface roughness and the etching nature of the treatments on GaSb. A number of p-MOSFETs based on III-V-channels with the most promising hole transport and integration of the developed process modules were successfully demonstrated in this work. Although the non-inverted InGaAs-channel devices showed good current modulation and switch-off characteristics, several aspects of performance were non-ideal; depletion-mode operation, modest drive current (Id,sat=1.14mA/mm), double peaked transconductance (gm=1.06mS/mm), high subthreshold swing (SS=301mV/dec) and high on-resistance (Ron=845kΩ.μm). Despite demonstrating substantial improvement in the on-state metrics of Id,sat (11×), gm (5.5×) and Ron (5.6×), inverted devices did not switch-off. Scaling gate-to-source/drain gap (Lside) from 1μm down to 70nm improved Id,sat (72.4mA/mm) by a factor of 3.6 and gm (25.8mS/mm) by a factor of 4.1 in inverted InGaAs-channel devices. Well-controlled current modulation and good saturation behaviour was observed for InGaSb-channel devices. In the on-state In0.3Ga0.7Sb-channel (Id,sat=49.4mA/mm, gm=12.3mS/mm, Ron=31.7kΩ.μm) and In0.4Ga0.6Sb-channel (Id,sat=38mA/mm, gm=11.9mS/mm, Ron=73.5kΩ.μm) devices outperformed the InGaAs-channel devices. However the devices could not be switched off. These findings indicate that III-V p-MOSFETs based on InGaSb as opposed to InGaAs channels are more suited as the p-channel option for post-Si CMOS.
Resumo:
Silicon samples were implanted with high Ti doses and subsequently processed with the pulsed-laser melting technique. The electronic transport properties in the 15–300 K range and the room temperature spectral photoresponse at energies over the bandgap were measured. Samples with Ti concentration below the insulator-metal (I-M) transition limit showed a progressive reduction of the carrier lifetime in the implanted layer as Ti dose is increased. However, when the Ti concentration exceeded this limit, an extraordinary recovery of the photoresponse was measured. This result supports the theory of intermediate band materials and is of utmost relevance for photovoltaic cells and Si-based detectors.
Resumo:
The synthesis of zeolites from natural sources of silicon and aluminum are promising alternative routes to obtain porous or zeolite MCM family. Such materials are typically used in catalytic processes and / or adsorption is to obtain new products or for separation and purification processes thereof. Environmental legislation is becoming stricter and requires the use of materials more efficient, aiming to achieve pollution prevention, by gas or liquid contaminants in the environment. In order to obtain a material with environmentally friendly features, this study aimed at the synthesis of zeolite A, from an amorphous sediment, diatomite, which is found in abundance in the northeast region of Brazil, may be substituted for conventional products the production of zeolite, involving higher costs. The methodology for obtaining the "Zeolite A" using as a source of silica and alumina diatomite is simple, since this is a source of silicon, not requiring therefore a structural driver, but also by heat treatment, only drying conventional to remove water. The "zeolite A" was obtained from diatomite, but as an intermediate step we obtained the sodalite. The characterization was made by the following techniques: EDX, XRD, FT-IR, SEM and determining a specific area by the BET method and the BJH method for checking the diameter of pores. By characterization of the obtained material was first demonstrated the achievement of sodalite and after modification of the same, there was obtained zeolite A
Resumo:
The electrical characteristics of CVD-diamond/n(+)-Si heterojunction devices are reported. Below 250 K the diodes show an unusual inversion of their rectification properties. This behavior is attributed to an enhanced tunneling component due to interface states, which change their occupation with the applied bias. The temperature dependence of the loss tangent shows two relaxation processes with different activation energies. These processes are likely related with two parallel charge transport mechanisms, one through the diamond grain, and the other through the grain boundary. (C) 2001 Elsevier Science B.V. Ah rights reserved.
Resumo:
Poly(phenylene vinylene) (PPV) grown via the precursor route, deposited on top of heavily doped n-type silicon, was studied using electrical measurement techniques. The results are compared to PPV grown via deposition of soluble derivative (MEH-PPV). The two types are very similar. They have comparable free carrier densities and both show minority-carrier effects. The activation energy found via the loss tangent is 0.13 eV. The effect of exposure to oxygen is visible in the capacitance and the current.
Resumo:
A low cost electrophoretic deposition (EPD) process was successfully used for liquid metal thin film deposition with a high depositing rate of 0.6 µ/min. Furthermore, silicon nano-powder and liquid metal were then simultaneously deposited as the negative electrode of lithium-ion battery by a technology called co-EPD. The liquid metal was hoping to act as the matrix for silicon particles during lithium ion insertion and distraction. Half-cell testing was performed using as prepared co-EPD sample. An initial discharge capacity of 1500 mAh/g was reported for nano-silicon and galinstan electrode, although the capacity fading issue of these samples was also observed.
Resumo:
Over the last decade advances and innovations from Silicon Photonics technology were observed in the telecommunications and computing industries. This technology which employs Silicon as an optical medium, relies on current CMOS micro-electronics fabrication processes to enable medium scale integration of many nano-photonic devices to produce photonic integrated circuitry. However, other fields of research such as optical sensor processing can benefit from silicon photonics technology, specially in sensors where the physical measurement is wavelength encoded. In this research work, we present a design and application of a thermally tuned silicon photonic device as an optical sensor interrogator. The main device is a micro-ring resonator filter of 10 $\mu m$ of diameter. A photonic design toolkit was developed based on open source software from the research community. With those tools it was possible to estimate the resonance and spectral characteristics of the filter. From the obtained design parameters, a 7.8 x 3.8 mm optical chip was fabricated using standard micro-photonics techniques. In order to tune a ring resonance, Nichrome micro-heaters were fabricated on top of the device. Some fabricated devices were systematically characterized and their tuning response were determined. From measurements, a ring resonator with a free-spectral-range of 18.4 nm and with a bandwidth of 0.14 nm was obtained. Using just 5 mA it was possible to tune the device resonance up to 3 nm. In order to apply our device as a sensor interrogator in this research, a model of wavelength estimation using time interval between peaks measurement technique was developed and simulations were carried out to assess its performance. To test the technique, an experiment using a Fiber Bragg grating optical sensor was set, and estimations of the wavelength shift of this sensor due to axial strains yield an error within 22 pm compared to measurements from spectrum analyzer. Results from this study implies that signals from FBG sensors can be processed with good accuracy using a micro-ring device with the advantage of ts compact size, scalability and versatility. Additionally, the system also has additional applications such as processing optical wavelength shifts from integrated photonic sensors and to be able to track resonances from laser sources.
Resumo:
An important parameter in integrated optical device is the propagation loss of the waveguide. Its characterization gives the information of the fabrication quality as well as the information of other passive devices on the chip as it is the basic building block of the passive devices. Although, over the last three decades many methods have been developed, there is not a single standard present yet. This paper presents a comparative analysis of the methods existing from the past as well as methods developed very recently in order to provide a complete picture of the pros and cons of different types of methods and from this comparison the best method is suggested according to the authors opinion. To support the claim, apart from the analytical comparison, this paper also presents a comparison performed with the experimental results between the suggested best method which is recently proposed by Massachusetts Institute of Technology (MIT) researchers based on undercoupled all-pass microring structure and the popular cut-back method.
Resumo:
We report the observation of the insulator-to-metal transition in crystalline silicon samples supersaturated with vanadium. Ion implantation followed by pulsed laser melting and rapid resolidification produce high quality single-crystalline silicon samples with vanadium concentrations that exceed equilibrium values in more than 5 orders of magnitude. Temperature-dependent analysis of the conductivity and Hall mobility values for temperatures from 10K to 300K indicate that a transition from an insulating to a metallic phase is obtained at a vanadium concentration between 1.1 × 10^(20) and 1.3 × 10^(21) cm^(−3) . Samples in the insulating phase present a variable-range hopping transport mechanism with a Coulomb gap at the Fermi energy level. Electron wave function localization length increases from 61 to 82 nm as the vanadium concentration increases in the films, supporting the theory of impurity band merging from delocalization of levels states. On the metallic phase, electronic transport present a dispersion mechanism related with the Kondo effect, suggesting the presence of local magnetic moments in the vanadium supersaturated silicon material.
Resumo:
We synthesized nanoscale TiO2-RuO2 alloys by atomic layer deposition (ALD) that possess a high work function and are highly conductive. As such, they function as good Schottky contacts to extract photogenerated holes from n-type silicon while simultaneously interfacing with water oxidation catalysts. The ratio of TiO2 to RuO2 can be precisely controlled by the number of ALD cycles for each precursor. Increasing the composition above 16% Ru sets the electronic conductivity and the metal work function. No significant Ohmic loss for hole transport is measured as film thickness increases from 3 to 45 nm for alloy compositions >= 16% Ru. Silicon photoanodes with a 2 nm SiO2 layer that are coated by these alloy Schottky contacts having compositions in the range of 13-46% Ru exhibit average photovoltages of 525 mV, with a maximum photovoltage of 570 mV achieved. Depositing TiO2-RuO2 alloys on nSi sets a high effective work function for the Schottky junction with the semiconductor substrate, thus generating a large photovoltage that is isolated from the properties of an overlying oxygen evolution catalyst or protection layer.
Resumo:
Silicon photoanodes protected by atomic layer deposited (ALD) TiO2 show promise as components of water splitting devices that may enable the large-scale production of solar fuels and chemicals. Minimizing the resistance of the oxide corrosion protection layer is essential for fabricating efficient devices with good fill factor. Recent literature reports have shown that the interfacial SiO2 layer, interposed between the protective ALD-TiO2 and the Si anode, acts as a tunnel oxide that limits hole conduction from the photoabsorbing substrate to the surface oxygen evolution catalyst. Herein, we report a significant reduction of bilayer resistance, achieved by forming stable, ultrathin (<1.3 nm) SiO2 layers, allowing fabrication of water splitting photoanodes with hole conductances near the maximum achievable with the given catalyst and Si substrate. Three methods for controlling the SiO2 interlayer thickness on the Si(100) surface for ALD-TiO2 protected anodes were employed: (1) TiO2 deposition directly on an HF-etched Si(100) surface, (2) TiO2 deposition after SiO2 atomic layer deposition on an HF-etched Si(100) surface, and (3) oxygen scavenging, post-TiO2 deposition to decompose the SiO2 layer using a Ti overlayer. Each of these methods provides a progressively superior means of reliably thinning the interfacial SiO2 layer, enabling the fabrication of efficient and stable water oxidation silicon anodes.