986 resultados para enterprise architecture


Relevância:

20.00% 20.00%

Publicador:

Resumo:

With China's new Enterprise Bankruptcy Law (‘EBL 2006’) having come into effect on 1 June 2007, a critical issue arises as to the extent to which Article 5, as a cross-border provision, will strengthen creditors' rights across jurisdictions. In this paper attention will be paid in particular to how the Chinese People's Court is likely to exercise its discretion to grant recognition to a foreign court ruling, and vice versa. The paper will start with a brief introduction to the circumstances under which Article 5 came into being. The evolution of China's cross-border insolvency practices will be examined through an analysis of an inbound case of B&T (2002) as well as an outbound one of GITIC (2005). In spite of the fact that China has not adopted the UNCITRAL Model Law, essential factors deemed necessary to be considered by China's court and its counterparts in US and UK are to be highlighted throughout the paper. Although the effect of Article 5 remains to be seen, it will be critically analysed focusing on some controversial issues.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

Purpose: Social enterprise organisations (SEOs) operate across the boundaries of the public, private and not‐for‐profit (NFP) sectors in delivering public services and competing for resources and legitimacy. While there is a rich literature on accountability in the private and public sectors, together with the wider NFP sector, SEOs have received comparatively little attention and remain a relatively under‐researched organisational form. Drawing on accountability, legitimacy and user‐needs theories, the purpose of this paper is to develop a practical framework which can be used to explore how accountability within SEOs is constructed and discharged.

Design/methodology/approach: This paper draws on user‐needs, accountability, legitimacy and impression management theories expounded in relation to the private, public and NFP sectors.

Findings: A framework to better understand how accountability can be discharged by SEOs is developed and discussed.

Research limitations/implications: While a framework for better understanding SEO accountability is presented, it is not empirically tested. However, the framework has the potential to facilitate a deeper appreciation of the theory and practice of accountability within SEOs and, notwithstanding the inherent difficulties in measuring and managing accountability, could be used to stimulate practitioner involvement.

Practical implications
– As little is known about the current extent of SEO information disclosure or accountability relationships, the framework could be used to assess the discharge of accountability by SEOs, with the findings informing future developments. This should provide useful insights into internal processes and organisational views on accountability bases and mechanisms and can then be used to inform the debate on how SEOs can best discharge their duty to account.

Social implications
– Understanding the nature of SEO accountability reporting has important implications for those involved in advancing the SEO agenda. At a time of public sector cutbacks, and with the government searching for new and more effective ways of delivering services, the role of SEOs in this process is likely to receive greater attention and scrutiny.

Originality/value
– SEOs have grown extensively in size and prominence in recent years and policymakers have come to embrace the role that they play in societal development. This paper responds to a gap in the theoretical literature and contributes to the debate by developing a framework which can be empirically tested. Moreover, it can be used to prompt practitioner involvement and facilitate a better understanding of the complex issues surrounding accounting and accountability in this under‐researched area.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

Architecture, whether in the foreground or background, is an intrinsic part of any film, and cinema holds a position as a transformative reference in contemporary architecture. This book addresses the role of architecture in cinema, and through a focus on the use of space, it presents a critical overview of the relation between the two. Through framing, flattening and editing, cinematic space, as the representation of architectural space, focuses on its certain qualities, while eliminating others. Thus, cinema emphasizes individual aspects of space that may be overlooked when the whole context is considered. Space 'acts' in the foreground rather than simply filling the background in the films of Peter Greenaway and Wim Wenders, which are used to analyze two significant cinematic approaches to space, space as form and space as symbol. The detailed analysis of Greenaway's The Belly of an Architect and Wenders' Der Himmel über Berlin (Wings of Desire) offers an innovative and original perspective on space to those interested in both fields of architecture and film studies.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

In this work, we report on the significance of gate-source/drain extension region (also known as underlap design) optimization in double gate (DG) FETs to improve the performance of an operational transconductance amplifier (OTA). It is demonstrated that high values of intrinsic voltage gain (A(VO_OTA)) > 55 dB and unity gain frequency (f(T_OTA)) similar to 57 GHz in a folded cascode OTA can be achieved with gate-underlap channel design in 60 nm DG MOSFETs. These values correspond to 15 dB improvement in A(VO_OTA) and three fold enhancement in f(T_OTA) over a conventional non-underlap design. OTA performance based on underlap single gate SOI MOSFETs realized in ultra-thin body (UTB) and ultra-thin body BOX (UTBB) technologies is also evaluated. A(VO_OTA) values exhibited by a DG MOSFET-based OTA are 1.3-1.6 times higher as compared to a conventional UTB/UTBB single gate OTA. f(T_OTA) values for DG OTA are 10 GHz higher for UTB OTAs whereas a twofold improvement is observed with respect to UTBB OTAs. The simultaneous improvement in A(VO_OTA) and f(T_OTA) highlights the usefulness of underlap channel architecture in improving gain-bandwidth trade-off in analog circuit design. Underlap channel OTAs demonstrate high degree of tolerance to misalignment/oversize between front and back gates without compromising the performance, thus relaxing crucial process/technology-dependent parameters to achieve 'idealized' DG MOSFETs. Results show that underlap OTAs designed with a spacer-to-straggle (s/sigma) ratio of 3.2 and operated below a bias current (IBIAS) of 80 mu A demonstrate optimum performance. The present work provides new opportunities for realizing future ultra-wide band OTA design with underlap DG MOSFETs.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

We discuss a simple architecture for a quantum TOFFOLI gate implemented using three trapped ions. The gate, which, in principle, can be implemented with a single laser-induced operation, is effective under rather general conditions and is strikingly robust (within any experimentally realistic range of values) against dephasing, heating, and random fluctuations of the Hamiltonian parameters. We provide a full characterization of the unitary and noise-affected gate using three-qubit quantum process tomography.

Relevância:

20.00% 20.00%

Publicador:

Resumo:

A queue manager (QM) is a core traffic management (TM) function used to provide per-flow queuing in access andmetro networks; however current designs have limited scalability. An on-demand QM (OD-QM) which is part of a new modular field-programmable gate-array (FPGA)-based TM is presented that dynamically maps active flows to the available physical resources; its scalability is derived from exploiting the observation that there are only a few hundred active flows in a high speed network. Simulations with real traffic show that it is a scalable, cost-effective approach that enhances per-flow queuing performance, thereby allowing per-flow QM without the need for extra external memory at speeds up to 10 Gbps. It utilizes 2.3%–16.3% of a Xilinx XC5VSX50t FPGA and works at 111 MHz.