Investigation of thermal resistance and bridging in examples of contemporary and vernacular solid wall architecture

Contemporary architecture has tended to increase envelope insulation levels in an unceasing effort to reduce U-values. Traditional masonry architecture in contrast was devoid of insulation, except for the inherent insulative nature of vernacular materials. Also the consistency of the outer membrane of the building skin diminished any impact due to bridging. In contemporary highly insulated walls bridges are numerous due to the necessity to bind inner and outer structural skins through insulation layers. This paper examines thermal bridging in an example of contemporary façade design and compares it with an example of traditional vernacular architecture currently being researched which is characterized by a lack of bridging elements. Focus is given to heavy weight materials of high thermal mass, which appropriately for passive architecture help moderate fluctuations in internal temperature. In an extensive experimental study samples of highly insulated precast concrete sandwich panels and lime rendered masonry walls are tested in a guarded hot-box. The building construction methods are compared for static and dynamic thermal transmittance, via heat flux and surface temperature differential measurements. Focus is given to the differential heat loss due to the thermal bridging in the sandwich panels and its associated impact on overall heat loss relative to traditional masonry construction.

Lost in Transition? Emerging forms of residential architecture in Kathmandu

Kathmandu has been the last few cities in the world which retained its medieval urban culture up until twentieth century. Various Hindu and Buddhist religious practices shaped the arrangement of houses, roads and urban spaces giving the city a distinctive physical form, character and a unique oriental nativeness. In recent decades, the urban culture of the city has been changing with the forces of urbanisation and globalisation and the demand for new buildings and spaces. New residential design is increasingly dominated by distinctive patterns of Western suburban ideal comprising detached or semi-detached homes and high rise tower blocks. This architectural iconoclasm can be construed as a rather crude response to the indigenous spaces and builtform. The paper attempts to dismantle the current tension between traditional and contemporary 'culture' (and hence society) and housing (or builtform) in Kathmandu by engaging in a discussion that cuts across space, time and meaning of building. The paper concludes that residential architecture in Kathmandu today stands disoriented and lost in the transition.

On the statistical memory architecture exploration and optimization

The worsening of process variations and the consequent increased spreads in circuit performance and consumed power hinder the satisfaction of the targeted budgets and lead to yield loss. Corner based design and adoption of design guardbands might limit the yield loss. However, in many cases such methods may not be able to capture the real effects which might be way better than the predicted ones leading to increasingly pessimistic designs. The situation is even more severe in memories which consist of substantially different individual building blocks, further complicating the accurate analysis of the impact of variations at the architecture level leaving many potential issues uncovered and opportunities unexploited. In this paper, we develop a framework for capturing non-trivial statistical interactions among all the components of a memory/cache. The developed tool is able to find the optimum memory/cache configuration under various constraints allowing the designers to make the right choices early in the design cycle and consequently improve performance, energy, and especially yield. Our, results indicate that the consideration of the architectural interactions between the memory components allow to relax the pessimistic access times that are predicted by existing techniques.

Software defined FFT architecture for IEEE 802.11ac

The upcoming IEEE 802.11ac standard boosts the throughput of previous IEEE 802.11n by adding wider 80 MHz and 160 MHz channels with up to 8 antennas (versus 40 MHz channel and 4 antennas in 802.11n). This necessitates new 1-8 stream 256/512-point Fast Fourier Transform (FFT) / inverse FFT (IFFT) processing with 80/160 MSample/s throughput. Although there are abundant related work, they all fail to meet the requirements of IEEE 802.11ac FFT/IFFT on point size, throughput and multiple data streams at the same time. This paper proposes the first software defined FFT/IFFT architecture as a solution. By making use of a customised soft stream processor on FPGA, we show how a software defined FFT architecture can meet all the requirements of IEEE 802.11ac with low cost and high resource efficiency. When compared with dedicated Xilinx FFT core, our implementation exhibits only one third of the resources also up to three times of resource efficiency.

FPGA based Streaming Image Processing Processor (SIPPro) architecture to accelerate data intensive applications

Current data-intensive image processing applications push traditional embedded architectures to their limits. FPGA based hardware acceleration is a potential solution but the programmability gap and time consuming HDL design flow is significant. The proposed research approach to develop “FPGA based programmable hardware acceleration platform” that uses, large number of Streaming Image processing Processors (SIPPro) potentially addresses these issues. SIPPro is pipelined in-order soft-core processor architecture with specific optimisations for image processing applications. Each SIPPro core uses 1 DSP48, 2 Block RAMs and 370 slice-registers, making the processor as compact as possible whilst maintaining flexibility and programmability. It is area efficient, scalable and high performance softcore architecture capable of delivering 530 MIPS per core using Xilinx Zynq SoC (ZC7Z020-3). To evaluate the feasibility of the proposed architecture, a Traffic Sign Recognition (TSR) algorithm has been prototyped on a Zedboard with the color and morphology operations accelerated using multiple SIPPros. Simulation and experimental results demonstrate that the processing platform is able to achieve a speedup of 15 and 33 times for color filtering and morphology operations respectively, with a significant reduced design effort and time.

A Configurable Packet Classification Architecture for Software-Defined Networking

Network management tools must be able to monitor and analyze traffic flowing through network systems. According to the OpenFlow protocol applied in Software-Defined Networking (SDN), packets are classified into flows that are searched in flow tables. Further actions, such as packet forwarding, modification, and redirection to a group table, are made in the flow table with respect to the search results. A novel hardware solution for SDN-enabled packet classification is presented in this paper. The proposed scheme is focused on a label-based search method, achieving high flexibility in memory usage. The implemented hardware architecture provides optimal lookup performance by configuring the search algorithm and by performing fast incremental update as programmed the software controller.