95 resultados para Microprocessor
Resumo:
Estudi teòric-històric de la família de processadors x86 i dels coprocessadors matemàtics x87 als anys 80 i 90.
Resumo:
The Mechatronics Research Centre (MRC) owns a small scale robot manipulator called aMini-Mover 5. This robot arm is a microprocessor-controlled, six-jointed mechanical armdesigned to provide an unusual combination of dexterity and low cost.The Mini-Mover-5 is operated by a number of stepper motors and is controlled by a PCparallel port via a discrete logic board. The manipulator also has an impoverished array ofsensors.This project requires that a new control board and suitable software be designed to allow themanipulator to be controlled from a PC. The control board will also provide a mechanism forthe values measured using some sensors to be returned to the PC.On this project I will consider: stepper motor control requirements, sensor technologies,power requirements, USB protocols, USB hardware and software development and controlrequirements (e.g. sample rates).In this report we will have a look at robots history and background, as well as we willconcentrate how stepper motors and parallel port work
Resumo:
Objective: There are only a few established artificial urinary sphincters for treatment of incontinence. We have developed a new device composed by three parts: the actuator, three contractile rings and a control unit. The actuator is made of Nitinol fibers, driven by microprocessor. The fibers are linked to the rings placed around the urethra. They function with alternance in their open and closed position. This concept is called piano concept. With this set-up, the constant compression on the urethra is strongly reduced. Methods: Six male sheep have been used for this study. The sphincter was open each hour for a period of 10 min., to guaranty urination. The bladder was filled with water while one cuff was closed and bladder pressure was monitored. The animals were sacrificed. Two biopsies around two cuffs of each explant and all three cuffs from each explant including urethra were analyzed. Urethra not surrounded by a cuff was taken as control. Results: The pressure exerted by the sphincter around the urethra provided continence. Simulated incontinence occurred at a pressure of 1bar measured on the bladder wall using a pressure probe. The closing force of the cuff was approx. 0·7N. No difference in tissue structure and organization of the urethra with and without artificial sphincter was observed. Conclusions: This device has several advantages compared to other urinary sphincters. It is easy to implant, has no hydraulic nature and reduces ischemic injury of the urethra by the alternance of urethral part compressed. Proof of concept in vivo has been demonstrated. Other studies are planned to determine long-term outcome.
Resumo:
Introduction and objectives: The AMS 800TM is considered the gold standard for sphincter replacement. However, the one-ring design can erode the urethra and lead to severe complications. A mechanism that could alternatively compress successive segments of the urethra would limit such deleterious outcome. We report 12 weeks animal urethral tissue analysis following implantation of a new modular artificial sphincter. METHODS: The device is composed by three parts: the contractile unit, two rings and an integrated microprocessor. The contractile unit is made of Nitinol fibers. The rings are placed around the urethra to control the flow of urine by squeezing the urethra. They work in a sequential alternative mode and are controlled by a microprocessor connected to an external computer. The computer can reveal specific failure of device components. The device was impkanted in eight male sheep. The rings were positioned around the urethra and the control unit was placed 5cm away. The device was working twenty hours per day; it was open 10min. per hour to allow urination. The animals were sacrificed after 12 weeks. The urethra and the tissues surrounding the control unit were macroscopically and microscopically examined. Two transversal sections crossing the sphincter and two transversal sections crossing the urethra alone were obtained and stained with modified Paragon after resin embedding. Urethra was also embedded in paraffin. The first section was stained with safranin-hematoxylin-eosin, the second section was stained with Masson's Trichrome and the remaining eight sections were available for immunolabelling of the macrophages.Results: The chronic study went uneventful. No clinical infection or pain was observed. The computer registered no specific failure in ring function, Nitinol wires and tube connectors. At explantation, except for a slight grade of lymphocytes in two out of eight specimens, no urethral stricture or atrophy could be observed. Immunohistochemistry confirmed the absence of macrophages. Tissue structure and organization of the urethra with and without artificial sphincter were similar. No migration of the device was observed.Conclusions: The study clearly showed no tissue damage or inflammation of the urethra. Electronic design, preservation of urethral vascularisation and adjustability after implantation are the key ideas to improve the actual AUS. Further studies will be carried out to evaluate this potential.
Resumo:
Objectives: The AMS 800 is the current artifi cial urinary sphincter (AUS) forincontinence due to intrinsic sphincter defi ciency. Despite good clinical results,technical failures inherent to the hydraulic mechanism or urethral ischemicinjury contribute to revisions up to 60%. We are developing an electronic AUS,called ARTUS to overcome the rigors of AMS. The objective of this study wasto evaluate the technical effi cacy and tissue tolerance of the ARTUS systemin an animal model.Methods: The ARTUS is composed by three parts: thecontractile unit, a series of rings and an integrated microprocessor. The contractileunit is made of Nitinol fi bers. The rings are placed around the urethrato control the fl ow of urine by squeezing the urethra. They work in a sequentialalternative mode and are controlled by a microprocessor. In the fi rst phase athree-rings device was used while in the second phase a two-rings ARTUS wasused. The device was implanted in 14 sheep divided in two groups of six andeight animals for study purpose. The fi rst group aimed at bladder leak pointpressure (BLPP) measurement and validation of the animal model; the secondgroup aimed at verifying midterm tissue tolerance by explants at twelve weeks.General animal tolerance was also evaluated.Results: The ARTUS systemimplantation was uneventful. When the system was activated, the BLPP wasmeasured at 1.038 ± 0.044 bar (mean ± SD). Urethral tissue analysis did notshow signifi cant morphological changes. No infection and no sign of discomfortwere noted in animals at 12 weeks.Conclusions: The ARTUS proved to beeffective in continence achievement in this study. Histological results supportour idea that a sequential alternative mode can avoid urethral atrophy andischemia. Further technical developments are needed to verify long-termoutcome and permit human use.
Resumo:
We describe a device made of artificial muscle for the treatment of end-stage heart failure as an alternative to current heart assist devices. The key component is a matrix of nitinol wires and aramidic fibers called Biometal muscle (BM). When heated electrically, it produces a motorless, smooth, and lifelike motion. The BM is connected to a carbon fiber scaffold, tightening the heart and providing simultaneous assistance to the left and right ventricles. A pacemaker-like microprocessor drives the contraction of the BM. We tested the device in a dedicated bench model of diseased heart. It generated a systolic pressure of 75 mm Hg and ejected a maximum of 330 ml/min, with an ejection fraction of 12%. The device required a power supply of 6 V, 250 mA. This could be the beginning of an era in which BMs integrate or replace the mechanical function of natural muscles.
Resumo:
The motivation for this research initiated from the abrupt rise and fall of minicomputers which were initially used both for industrial automation and business applications due to their significantly lower cost than their predecessors, the mainframes. Later industrial automation developed its own vertically integrated hardware and software to address the application needs of uninterrupted operations, real-time control and resilience to harsh environmental conditions. This has led to the creation of an independent industry, namely industrial automation used in PLC, DCS, SCADA and robot control systems. This industry employs today over 200'000 people in a profitable slow clockspeed context in contrast to the two mainstream computing industries of information technology (IT) focused on business applications and telecommunications focused on communications networks and hand-held devices. Already in 1990s it was foreseen that IT and communication would merge into one Information and communication industry (ICT). The fundamental question of the thesis is: Could industrial automation leverage a common technology platform with the newly formed ICT industry? Computer systems dominated by complex instruction set computers (CISC) were challenged during 1990s with higher performance reduced instruction set computers (RISC). RISC started to evolve parallel to the constant advancement of Moore's law. These developments created the high performance and low energy consumption System-on-Chip architecture (SoC). Unlike to the CISC processors RISC processor architecture is a separate industry from the RISC chip manufacturing industry. It also has several hardware independent software platforms consisting of integrated operating system, development environment, user interface and application market which enables customers to have more choices due to hardware independent real time capable software applications. An architecture disruption merged and the smartphone and tablet market were formed with new rules and new key players in the ICT industry. Today there are more RISC computer systems running Linux (or other Unix variants) than any other computer system. The astonishing rise of SoC based technologies and related software platforms in smartphones created in unit terms the largest installed base ever seen in the history of computers and is now being further extended by tablets. An underlying additional element of this transition is the increasing role of open source technologies both in software and hardware. This has driven the microprocessor based personal computer industry with few dominating closed operating system platforms into a steep decline. A significant factor in this process has been the separation of processor architecture and processor chip production and operating systems and application development platforms merger into integrated software platforms with proprietary application markets. Furthermore the pay-by-click marketing has changed the way applications development is compensated: Three essays on major trends in a slow clockspeed industry: The case of industrial automation 2014 freeware, ad based or licensed - all at a lower price and used by a wider customer base than ever before. Moreover, the concept of software maintenance contract is very remote in the app world. However, as a slow clockspeed industry, industrial automation has remained intact during the disruptions based on SoC and related software platforms in the ICT industries. Industrial automation incumbents continue to supply systems based on vertically integrated systems consisting of proprietary software and proprietary mainly microprocessor based hardware. They enjoy admirable profitability levels on a very narrow customer base due to strong technology-enabled customer lock-in and customers' high risk leverage as their production is dependent on fault-free operation of the industrial automation systems. When will this balance of power be disrupted? The thesis suggests how industrial automation could join the mainstream ICT industry and create an information, communication and automation (ICAT) industry. Lately the Internet of Things (loT) and weightless networks, a new standard leveraging frequency channels earlier occupied by TV broadcasting, have gradually started to change the rigid world of Machine to Machine (M2M) interaction. It is foreseeable that enough momentum will be created that the industrial automation market will in due course face an architecture disruption empowered by these new trends. This thesis examines the current state of industrial automation subject to the competition between the incumbents firstly through a research on cost competitiveness efforts in captive outsourcing of engineering, research and development and secondly researching process re- engineering in the case of complex system global software support. Thirdly we investigate the industry actors', namely customers, incumbents and newcomers, views on the future direction of industrial automation and conclude with our assessments of the possible routes industrial automation could advance taking into account the looming rise of the Internet of Things (loT) and weightless networks. Industrial automation is an industry dominated by a handful of global players each of them focusing on maintaining their own proprietary solutions. The rise of de facto standards like IBM PC, Unix and Linux and SoC leveraged by IBM, Compaq, Dell, HP, ARM, Apple, Google, Samsung and others have created new markets of personal computers, smartphone and tablets and will eventually also impact industrial automation through game changing commoditization and related control point and business model changes. This trend will inevitably continue, but the transition to a commoditized industrial automation will not happen in the near future.
Resumo:
miR-21 is the most commonly over-expressed microRNA (miRNA) in cancer and a proven oncogene. Hsa-miR-21 is located on chromosome 17q23.2, immediately downstream of the vacuole membrane protein-1 (VMP1) gene, also known as TMEM49. VMP1 transcripts initiate ∼130 kb upstream of miR-21, are spliced, and polyadenylated only a few hundred base pairs upstream of the miR-21 hairpin. On the other hand, primary miR-21 transcripts (pri-miR-21) originate within the last introns of VMP1, but bypass VMP1 polyadenylation signals to include the miR-21 hairpin. Here, we report that VMP1 transcripts can also bypass these polyadenylation signals to include miR-21, thus providing a novel and independently regulated source of miR-21, termed VMP1–miR-21. Northern blotting, gene-specific RT-PCR, RNA pull-down and DNA branching assays support that VMP1–miR-21 is expressed at significant levels in a number of cancer cell lines and that it is processed by the Microprocessor complex to produce mature miR-21. VMP1 and pri-miR-21 are induced by common stimuli, such as phorbol-12-myristate-13-acetate (PMA) and androgens, but show differential responses to some stimuli such as epigenetic modifying agents. Collectively, these results indicate that miR-21 is a unique miRNA capable of being regulated by alternative polyadenylation and two independent gene promoters.
Resumo:
Diplomityössä perehdyttiin taajuusmuuttajien toimintaan ja ohjaukseen. Lisäksi työssä tarkasteltiin vaihtosuuntaajan nopeiden transienttitilojen aiheuttamaa moottorin ylijännitettä. Moottorikaapelin heijastuksia käsiteltiin vertaamalla moottorikaapelia siirtolinjaan ja todennettiin ylijännitteen syyt. Ylijännitteen vähentämiseksi on kehitetty useita suodatusmenetelmiä. Työssä vertailtiin näitä menetelmiä ja kartoitettiin kaupallisia vaihtoehtoja. Taajuusmuuttajan ohjaus on tähän päivään asti tehty yleensä käyttäen mikroprosessoria sekä logiikkapiiriä. Tulevaisuudessa ohjaukseen käytetään todennäköisesti uudelleenohjelmoitavia FPGA-piirejä (Field Programmable Gate Array). FPGA-piirin etuihin kuuluu uudelleenohjelmoitavuus sekä ohjauksen keskittäminen yhdelle piirille.
Resumo:
Kandidaatintyön aineena oli rakentaa autonomisesti pyörillä liikkuva, esteitä väistelevä mobiilirobotti käyttäen Arduino-kehitysympäristöä prototyypin valmistamiseen. Rakensin robotin alusta alkaen itse eli työhön sisältyi robotin mekaniikan kokoaminen, elektroniikan suunnittelu ja rakentaminen sekä toimintaälyn ohjelmointi mikroprosessorille eteenpäin kulkemiseen ja esteiden väistämiseen. Arduinon ytimenä on Atmelin AVR-sarjaan kuuluva ATMega328-mikroprosessori. Robotin ympäristön havainnointi tapahtuu käyttämällä ultraäänisensoria. Robotti oli mielenkiintoinen projekti toteuttaa ja toimi kokonaisuutena katsottuna odotetulla tavalla.
Resumo:
The advantages of standard bus systems have been appreciated for many years. The ability to connect only those modules required to perform a given task has both technical and commercial advantages over a system with a fixed architecture which cannot be easily expanded or updated. Although such bus standards have proliferated in the microprocessor field, a general purpose low-cost standard for digital video processing has yet to gain acceptance. The paper describes the likely requirements of such a system, and discusses three currently available commercial systems. A new bus specification known as Vidibus, developed to fulfil these requirements, is presented. Results from applications already implemented using this real-time bus system are also given.
Resumo:
Estudos comprovam que determinados componentes exercem uma função fundamental para o desempenho do produto final, por exemplo o microprocessador Intel e o revestimento Teflon. Assim como os exemplos, alguns destes componentes de produtos possuem marca, as quais tem notoriedade para o consumidor final. Ou seja, o fabricante de componente começa a ter reconhecimento de marca na mente do consumidor. Devido a esta tendência de mercado, este estudo verificará inicialmente, os fatores que determinam a lembrança de marca de componentes por parte do consumidor final. E posteriormente, analisará as influências desta percepção de marca, e do reconhecimento dos benefícios do componente para a decisão de compra do consumidor. Para tanto, o estudo propõe o desenvolvimento de um modelo conceitual, o qual será testado empiricamente. Este modelo tem como base o modelo de decisão de compra do consumidor para produto final, com sugeridas adaptações para a situação de marcas de componentes.
Resumo:
This work proposes a new technique for phasor estimation applied in microprocessor numerical relays for distance protection of transmission lines, based on the recursive least squares method and called least squares modified random walking. The phasor estimation methods have compromised their performance, mainly due to the DC exponential decaying component present in fault currents. In order to reduce the influence of the DC component, a Morphological Filter (FM) was added to the method of least squares and previously applied to the process of phasor estimation. The presented method is implemented in MATLABr and its performance is compared to one-cycle Fourier technique and conventional phasor estimation, which was also based on least squares algorithm. The methods based on least squares technique used for comparison with the proposed method were: forgetting factor recursive, covariance resetting and random walking. The techniques performance analysis were carried out by means of signals synthetic and signals provided of simulations on the Alternative Transient Program (ATP). When compared to other phasor estimation methods, the proposed method showed satisfactory results, when it comes to the estimation speed, the steady state oscillation and the overshoot. Then, the presented method performance was analyzed by means of variations in the fault parameters (resistance, distance, angle of incidence and type of fault). Through this study, the results did not showed significant variations in method performance. Besides, the apparent impedance trajectory and estimated distance of the fault were analysed, and the presented method showed better results in comparison to one-cycle Fourier algorithm
Resumo:
The Reconfigurable Computing is an intermediate solution at the resolution of complex problems, making possible to combine the speed of the hardware with the flexibility of the software. An reconfigurable architecture possess some goals, among these the increase of performance. The use of reconfigurable architectures to increase the performance of systems is a well known technology, specially because of the possibility of implementing certain slow algorithms in the current processors directly in hardware. Amongst the various segments that use reconfigurable architectures the reconfigurable processors deserve a special mention. These processors combine the functions of a microprocessor with a reconfigurable logic and can be adapted after the development process. Reconfigurable Instruction Set Processors (RISP) are a subgroup of the reconfigurable processors, that have as goal the reconfiguration of the instruction set of the processor, involving issues such formats, operands and operations of the instructions. This work possess as main objective the development of a RISP processor, combining the techniques of configuration of the set of executed instructions of the processor during the development, and reconfiguration of itself in execution time. The project and implementation in VHDL of this RISP processor has as intention to prove the applicability and the efficiency of two concepts: to use more than one set of fixed instructions, with only one set active in a given time, and the possibility to create and combine new instructions, in a way that the processor pass to recognize and use them in real time as if these existed in the fixed set of instruction. The creation and combination of instructions is made through a reconfiguration unit, incorporated to the processor. This unit allows the user to send custom instructions to the processor, so that later he can use them as if they were fixed instructions of the processor. In this work can also be found simulations of applications involving fixed and custom instructions and results of the comparisons between these applications in relation to the consumption of power and the time of execution, which confirm the attainment of the goals for which the processor was developed
Resumo:
This paper describes the implementation of a multi-interface module (I2M) for automation of industrial processes, based on the IEEE1451 standard. Process automation with I2M can communicate through either wires or using wireless communication, without any hardware or software changes. We used FPGA resources to implement the I2M functions FPGA, with a NIOS II processor and ZigBee communication system (IEEE802.15), as well as RS232 serial standard. Part of the project was done in the SOPC Builder environment, which gave the designer flexibility and speed to implement the NIOS II-based microprocessor system. To test the I2M implementation, a didactic Industrial Hydraulic Module (MHI-01) was used to simulate two industrial processes to be controlled by the system proposed.