Scan test in 18x8 bits Booth Coding-Wallace Tree multiplier

Scan test can be inserted around hard IP cores that have not been designed with DFT approaches. An 18x18 bits Booth Coding-Wallace Tree multiplier has been designed with full custom approach with 0.61 m CMOS technology. When we reuse the multiplier in another chip, scan chain has been inserted around it to increase the fault coverage. After scan insertion, the multiplier needs 4.7% more areas and 24.4% more delay time, while the fault coverage reaches to 95%.

January to August temperature variability since 1776 inferred from tree-ring width of Pinus tabulaeformis in Helan Mountain

IEECAS SKLLQG

Comparative on causes and accumulation of selenium in the tree-rings ambient high-selenium coal combustion area from Yutangba；Hubei；China

IEECAS SKLLQG

Tree-ring-derived precipitation records from inner Mongolia；China；since a.d. 1627

IEECAS SKLLQG

Tree-ringbased drought reconstruction (a.d. 1855-2001) for the Qilian mountains；northwestern China

IEECAS SKLLQG

Seasonal precipitation in the south-central Helan Mountain region, China, reconstructed from tree-ring width for the past 224 years

IEECAS SKLLQG