3 resultados para SW-banyan network

em Digital Commons at Florida International University


Relevância:

30.00% 30.00%

Publicador:

Resumo:

This report summarizes the existing data from the FIU Coastal Water Quality Monitoring Network for calendar year January 1 – December 31, 2007. This includes water quality data collected from 28 stations in Florida Bay, 22 stations in Whitewater Bay, 25 stations in Ten Thousand Islands, 25 stations in Biscayne Bay, 49 stations on the Southwest Florida Shelf (Shelf), and 28 stations in the Cape Romano-Pine Island Sound area. Each of the stations in Florida Bay were monitored on a monthly basis with monitoring beginning in March 1991; Whitewater Bay monitoring began in September 1992; Biscayne Bay monthly monitoring began September 1993; the SW Florida Shelf was sampled quarterly beginning in spring 1995; and monthly sampling in the Cape Romano-Pine Island Sound area started January 1999.

Relevância:

30.00% 30.00%

Publicador:

Resumo:

This report summarizes the existing data from the FIU Coastal Water Quality Monitoring Network for calendar year January 1 – December 31, 2007. This includes water quality data collected from 28 stations in Florida Bay, 22 stations in Whitewater Bay, 25 stations in Ten Thousand Islands, 25 stations in Biscayne Bay, 49 stations on the Southwest Florida Shelf (Shelf), and 28 stations in the Cape Romano-Pine Island Sound area. Each of the stations in Florida Bay were monitored on a monthly basis with monitoring beginning in March 1991; Whitewater Bay monitoring began in September 1992; Biscayne Bay monthly monitoring began September 1993; the SW Florida Shelf was sampled quarterly beginning in spring 1995; and monthly sampling in the Cape Romano-Pine Island Sound area started January 1999.

Relevância:

30.00% 30.00%

Publicador:

Resumo:

Hardware/software (HW/SW) cosimulation integrates software simulation and hardware simulation simultaneously. Usually, HW/SW co-simulation platform is used to ease debugging and verification for very large-scale integration (VLSI) design. To accelerate the computation of the gesture recognition technique, an HW/SW implementation using field programmable gate array (FPGA) technology is presented in this paper. The major contributions of this work are: (1) a novel design of memory controller in the Verilog Hardware Description Language (Verilog HDL) to reduce memory consumption and load on the processor. (2) The testing part of the neural network algorithm is being hardwired to improve the speed and performance. The American Sign Language gesture recognition is chosen to verify the performance of the approach. Several experiments were carried out on four databases of the gestures (alphabet signs A to Z). (3) The major benefit of this design is that it takes only few milliseconds to recognize the hand gesture which makes it computationally more efficient.