13 resultados para Neural computers
em Martin Luther Universitat Halle Wittenberg, Germany
Resumo:
Attention, attentional blink, rapid serial visual presentation, RSVP, ERP, EEG, fMRI, gammaband, oscillatiory activity
Resumo:
Magdeburg, Univ., Fak. für Verfahrens- und Systemtechnik, Diss., 2012
Resumo:
Magdeburg, Univ., Fak. für Naturwiss., Diss., 2012
Resumo:
Sensory cortex, neuroprosthetics, brain-machine-interfaces, neurodynamics, learning, perception, embodied cognition
Resumo:
Emotion, audition, event-related potentials, MMN, multidimensional scaling, timbre, perception
Resumo:
Transplantation, embryonic stem cells, stroke, survival, differentiation, neurons, astrocytes, electrophysiology, Patch Clamp analysis, function
Resumo:
Neural nitric oxide synthase, neuroendocrine stress response, forced swimming, nNOS KO mice, hypothalamus, adrenal gland
Resumo:
Conceptualization, speech production, ERPs, fMRI
Resumo:
Magdeburg, Univ., Medizin. Fakultät, Diss., 2010
Resumo:
Magdeburg, Univ., Fak. für Naturwiss., Diss., 2012
Resumo:
Magdeburg, Univ., Fak. für Elektrotechnik, Diss., 2013
Resumo:
Magdeburg, Univ., Med. Fak., Diss., 2014
Resumo:
The modern computer systems that are in use nowadays are mostly processor-dominant, which means that their memory is treated as a slave element that has one major task – to serve execution units data requirements. This organization is based on the classical Von Neumann's computer model, proposed seven decades ago in the 1950ties. This model suffers from a substantial processor-memory bottleneck, because of the huge disparity between the processor and memory working speeds. In order to solve this problem, in this paper we propose a novel architecture and organization of processors and computers that attempts to provide stronger match between the processing and memory elements in the system. The proposed model utilizes a memory-centric architecture, wherein the execution hardware is added to the memory code blocks, allowing them to perform instructions scheduling and execution, management of data requests and responses, and direct communication with the data memory blocks without using registers. This organization allows concurrent execution of all threads, processes or program segments that fit in the memory at a given time. Therefore, in this paper we describe several possibilities for organizing the proposed memory-centric system with multiple data and logicmemory merged blocks, by utilizing a high-speed interconnection switching network.