93 resultados para Capacitor eletrolítico de nióbio
Resumo:
The voltage ripple and power loss in the DC-capacitor of a voltage source inverter depend on the harmonic currents flowing through the capacitor. This paper presents double Fourier series based harmonic analysis of DC capacitor current in a three-level neutral point clamped inverter, modulated with sine-triangle PWM. The analytical results are validated experimentally on a 5-kVA three-level inverter prototype. The results of the analysis are used for predicting the power loss in the DC capacitor.
Resumo:
A three-level common-mode voltage eliminated inverter with single dc supply using flying capacitor inverter and cascaded H-bridge has been proposed in this paper. The three phase space vector polygon formed by this configuration and the polygon formed by the common-mode eliminated states have been discussed. The entire system is simulated in Simulink and the results are experimentally verified. This system has an advantage that if one of devices in the H-bridge fails, the system can still be operated as a normal three-level inverter at full power. This inverter has many other advantages like use of single dc supply, making it possible for a back-to-back grid-tied converter application, improved reliability, etc.
Resumo:
Grid-connected inverters require a third-order LCL filter to meet standards such as the IEEE Std. 519-1992 while being compact and cost-effective. LCL filter introduces resonance, which needs to be damped through active or passive methods. Passive damping schemes have less control complexity and are more reliable. This study explores the split-capacitor resistive-inductive (SC-RL) passive damping scheme. The SC-RL damped LCL filter is modelled using state space approach. Using this model, the power loss and damping are analysed. Based on the analysis, the SC-RL scheme is shown to have lower losses than other simpler passive damping methods. This makes the SC-RL scheme suitable for high power applications. A method for component selection that minimises the power loss in the damping resistors while keeping the system well damped is proposed. The design selection takes into account the influence of switching frequency, resonance frequency and the choice of inductance and capacitance values of the filter on the damping component selection. The use of normalised parameters makes it suitable for a wide range of design applications. Analytical results show the losses and quality factor to be in the range of 0.05-0.1% and 2.0-2.5, respectively, which are validated experimentally.
Resumo:
Voltage source inverter (VSI) fed six-phase induction motor drives have high 6n +/- 1; n = odd order harmonic currents, due to absence of back emf for these currents. To suppress these harmonic currents, either bulky inductive harmonic filters or complex pulse width modulation (PWM) techniques have to be used. This paper proposes a simple harmonic elimination scheme using capacitor fed inverters, for an asymmetrical six-phase induction motor VSI fed drive. Two three phase inverters fed from a single capacitor is used on the open-end side of the motor, to suppress 6n +/- 1; n = odd order harmonics. A PWM scheme that can suppress the harmonics, as well as balance the capacitor voltage is also proposed. The capacitor fed inverters are switched so that the fundamental voltage is not affected. The proposed scheme is verified using MATLAB Simulink simulation at different speeds. The effectiveness of the scheme is demonstrated by comparing the results with those obtained by disabling the capacitor fed inverters. Experimental results are also provided to validate the functionality of the proposed controller.
Resumo:
The DC capacitor is an important component in a voltage source inverter.The RMS current flowing through the capacitor determines the capacitor size and losses. The losses, in turn, influence the capacitor life. This paper proposes a space vector based modulation strategy for reducing the capacitor RMS current in a three-level diode-clamped inverter. An analytical closed-form expression is derived for the DC capacitor RMS current with the proposed PWM strategy. The analytical expression is validated through simulations and also experimentally. Theoretical and experimental results are presented, comparing the proposed strategy with conventional space vector PWM (CSVPWM). It is shown that the proposed strategy reduces the capacitor RMS current significantly at high modulation indices and high power factors. (C) 2014 Elsevier B.V. All rights reserved.
Resumo:
A lithium-ion hybrid capacitor comprising of a battery type multi-component olivine (LiMn1/3Co1/3Ni1/3PO4) cathode and a capacitive type carbon negative electrode is reported. Olivine phosphate synthesized with chelating agent's polyvinylpyrrolidone (PVP) or triethanolamine (TEA) showed uniform carbon coating through in-situ process exhibiting a surface area 5.1 m(2)/g with porosity 0.02 cm(3)/g. The surface area for commercial carbon electrode was observed to be 1450 m(2)/g with high porosity 0.76 cm(3)/g. Galvanostatic charge/discharge cycling tests were conducted in the coin cells, olivine vs. Li, offering a cell voltage of 4.75 V vs. Li with a maximum specific capacitance of 125 F/g. In the case of olivine vs. carbon in a lithium-ion hybrid device delivered a high discharge capacitance of 86 F/g at a specific current of 0.12 A/g with a cycling retention of 53 F/g (38% loss) after 250 cycles. The obtained performance of PVP synthesized olivine material is manifested to uniform carbon coating and the trapped organic products that provide pathways for facile electrochemical reactions than their TEA counterparts.
Resumo:
In the present study, cost-intensive Ni electrode is replaced by high surface-area activated carbon (AC) cathode and the possibility of the Fe anode, used in Ni-Fe battery, to function as Fe-C hybrid capacitor has been examined. The electrochemical properties of Fe-C hybrid capacitor assembly are studied using cyclic voltammetry (CV) and galvanostatic charge-discharge cycles. Over 100 galvanostatic charge-discharge cycles for Fe-C hybrid capacitor are carried out and a maximum capacitance of 24 F g(-1) is observed.
Resumo:
A multilevel inverter for generating 17 voltage levels using a three-level flying capacitor inverter and cascaded H-bridge modules with floating capacitors has been proposed. Various aspects of the proposed inverter like capacitor voltage balancing have been presented in the present paper. Experimental results are presented to study the performance of the proposed converter. The stability of the capacitor balancing algorithm has been verified both during transients and steady-state operation. All the capacitors in this circuit can be balanced instantaneously by using one of the pole voltage combinations. Another advantage of this topology is its ability to generate all the voltages from a single dc-link power supply which enables back-to-back operation of converter. Also, the proposed inverter can be operated at all load power factors and modulation indices. Additional advantage is, if one of the H-bridges fail, the inverter can still be operated at full load with reduced number of levels. This configuration has very low dv/dt and common-mode voltage variation.
Resumo:
The voltage ripple and power loss in the DC-capacitor of a voltage source inverter depend on the harmonic currents flowing through the capacitor. This paper presents a double Fourier series based analysis of the harmonic contents of the DC capacitor current in a three-level neutral-point clamped (NPC) inverter, modulated with sine-triangle pulse-width modulation (SPWM) or conventional space vector pulse-width modulation (CSVPWM) schemes. The analytical results are validated experimentally on a 3-kVA three-level inverter prototype. The capacitor current in an NPC inverter has a periodicity of 120(a similar to) at the fundamental or modulation frequency. Hence, this current contains third-harmonic and triplen-frequency components, apart from switching frequency components. The harmonic components vary with modulation index and power factor for both PWM schemes. The third harmonic current decreases with increase in modulation index and also decreases with increase in power factor in case of both PWM methods. In general, the third harmonic content is higher with SPWM than with CSVPWM at a given operating condition. Also, power loss and voltage ripple in the DC capacitor are estimated for both the schemes using the current harmonic spectrum and equivalent series resistance (ESR) of the capacitor.
Resumo:
Energy storage devices based on sodium have been considered as an alternative to traditional lithium based systems because of the natural abundance, cost effectiveness and low environmental impact of sodium. Their synthesis, and crystal and electronic properties have been discussed, because of the importance of electronic conductivity in supercapacitors for high rate applications. The density of states of a mixed sodium transition metal phosphate (maricite, NaMn1/3Co1/3Ni1/3PO4) has been determined with the ab initio generalized gradient approximation (GGA)+Hubbard term (U) method. The computed results for the mixed maricite are compared with the band gap of the parent NaFePO4 and the electrochemical experimental results are in good agreement. A mixed sodium transition metal phosphate served as an active electrode material for a hybrid supercapacitor. The hybrid device (maricite versus carbon) in a nonaqueous electrolyte shows redox peaks in the cyclic voltammograms and asymmetric profiles in the charge-discharge curves while exhibiting a specific capacitance of 40 F g(-1) and these processes are found to be quasi-reversible. After long term cycling, the device exhibits excellent capacity retention (95%) and coulombic efficiency (92%). The presence of carbon and the nanocomposite morphology, identified through X-ray photoelectron spectroscopy (XPS) and transmission electron microscopy (TEM) studies, ensures the high rate capability while offering possibilities to develop new cathode materials for sodium hybrid devices.
Resumo:
We report the tunable dielectric constant of titania films with low leakage current density. Titanium dioxide (TiO2) films of three different thicknesses (36, 63 and 91 nm) were deposited by the consecutive steps of solution preparation, spin-coating, drying, and firing at different temperatures. The problem of poor adhesion between Si substrate and TiO2 insulating layer was resolved by using the plasma activation process. The surface roughness was found to increase with increasing thickness and annealing temperature. The electrical investigation was carried out using metal-oxide-semiconductor structure. The flat band voltage (V-FB), oxide trapped charge (Q(ot)), dielectric constant (kappa) and equivalent oxide thicknesses are calculated from capacitance-voltage (C-V) curves. The C-V characteristics indicate a thickness dependent dielectric constant. The dielectric constant increases from 31 to 78 as thickness increases from 36 to 91 nm. In addition to that the dielectric constant was found to be annealing temperature and frequency dependent. The films having thickness 91 nm and annealed at 600 A degrees C shows the low leakage current density. Our study provides a broad insight of the processing parameters towards the use of titania as high-kappa insulating layer, which might be useful in Si and polymer based flexible devices.
Resumo:
In view of its non-toxicity, and good dielectric properties, castor oil, a polar liquid dielectric of vegetable origin is suggested as a possible alternative to PCB's for capacitor applications. In this paper the dielectric properties (including partial discharge behavior), of all-polypropylene and paper-polypropylene capacitors with castor oil as impregnant, are reported. The paper also contains results of life studies conducted under accelerated electrical and thermal stresses when they are occurring both individually and combined. The data obtained have been statistically analyzed and approximate life of the system calculated bylinear extrapolation.
Resumo:
Some new observations on the phenomenon of photocapacitane on n-type silicon MOS structures under low intensities of illumination are reported. The difference between the illuminated and dark C---characteristics is automatically followed as a function of the applied bias thereby obtaining the differential photocapacitance and the resulting characteristics has been termed as the Low Intensity Differential Photocapacitance (LIDP). For an MOS capacitor, the LIDP characteristics is seen to go through a well defined maximum. The phenomenon has been investigated under different ambient conditions like light intensity, temperature, dependance of the frequency of the light etc. and it has been found that the phenomenon is due to a band excband excitation. In this connection, a novel sensitive technique for the measurement of the capacitance based upon following the frequency changes of a tank circuit is also described in some detail. It is also shown that the phenomenon can be understood by a simple theoretical model.
Resumo:
This paper develops a seven-level inverter structure for open-end winding induction motor drives. The inverter supply is realized by cascading four two-level and two three-level neutral-point-clamped inverters. The inverter control is designed in such a way that the common-mode voltage (CMV) is eliminated. DC-link capacitor voltage balancing is also achieved by using only the switching-state redundancies. The proposed power circuit structure is modular and therefore suitable for fault-tolerant applications. By appropriately isolating some of the inverters, the drive can be operated during fault conditions in a five-level or a three-level inverter mode, with preserved CMV elimination and DC-link capacitor voltage balancing, within a reduced modulation range.
Resumo:
A switched DC voltage three level NPC is proposed in this paper to eliminate capacitor balancing problems in conventional three-level Neutral Point Clamped (NPC) inverter. The proposed configuration requires only one DC link with a voltage V-dc/2, where V-dc is the DC link voltage in a onventional NPC inverter. To get rated DC link voltage (V-dc), the voltage source is alternately onnected in parallel to one of the two series capacitors using two switches and two diodes with device voltage rating of V-dc/2. The frequency at which the voltage source is switched is independent and will not affect the operation of NPC inverter. The switched voltage source in this configuration balances the capacitors automatically. The proposed configuration can also be used as a conventional two level inverter in lower modulation range, thereby increases the reliability of the drive system. A space vector based PWM scheme is used to verify this proposed topology.