An FPGA architecture for improved arithmetic performance
| Data(s) |
01/01/2001
|
|---|---|
| Identificador | |
| Idioma(s) |
eng |
| Publicador |
The University of Queensland, School of Computer Science and Electrical Engineering |
| Palavras-Chave | #Programmable array logic #Field programmable gate arrays #L #291601 Arithmetic and Logic Structures #671201 Integrated circuits and devices |
| Tipo |
Thesis |