Code compression based on operand-factorization for VLIW processors


Autoria(s): Ros, M. B.; Sutton, P. R.
Contribuinte(s)

J. Storer

M. Cohn

Data(s)

01/01/2004

Identificador

http://espace.library.uq.edu.au/view/UQ:100618

Idioma(s)

eng

Publicador

IEEE Computer Society

Palavras-Chave #EX #291605 Processor Architectures #671201 Integrated circuits and devices
Tipo

Conference Paper