Processors (WO 2010/082067 A2)


Autoria(s): Leach, Stephen Frederick Knight; Anderson, James Arthur Dean Walla
Data(s)

22/07/2010

Resumo

A processing system comprises a plurality of processors (12) and communication means (20) arranged to carry messages between the processors, wherein each of the processors (12) has an operating instruction memory field (32, 34, 36) arranged to hold stored operating instructions including a re-routing target address. Each processor is arranged to receive a message (38) including operating instructions including a target address. On receipt of the message, each processor is arranged to: check the target address in the message to determine whether it corresponds to an address associated with the processor; if the target address in the message does correspond to an address associated with the processor, to check the operating instructions in the message to determine whether the message is to be re-routed; and, if the message is to be re-routed, to replace operating instructions within the message with the stored operating instructions, and place the message on the communication means for delivery to the re-routing target address.

Formato

text

Identificador

http://centaur.reading.ac.uk/16966/1/JADWA_Patent_WO10082067A21.pdf

The University of Reading (2010) Processors (WO 2010/082067 A2). WO 2010/082067 A2. doi: WO 2010/082067 A2

Idioma(s)

en

Relação

http://centaur.reading.ac.uk/16966/

creatorInternal Anderson, James Arthur Dean Walla

WO 2010/082067 A2

Tipo

Patent

NonPeerReviewed