Performance Analysis of Reversible Fast Decimal Adders
Data(s) |
11/06/2014
11/06/2014
01/10/2007
|
---|---|
Resumo |
This paper presents a performance analysis of reversible, fault tolerant VLSI implementations of carry select and hybrid decimal adders suitable for multi-digit BCD addition. The designs enable partial parallel processing of all digits that perform high-speed addition in decimal domain. When the number of digits is more than 25 the hybrid decimal adder can operate 5 times faster than conventional decimal adder using classical logic gates. The speed up factor of hybrid adder increases above 10 when the number of decimal digits is more than 25 for reversible logic implementation. Such highspeed decimal adders find applications in real time processors and internet-based applications. The implementations use only reversible conservative Fredkin gates, which make it suitable for VLSI circuits. Proceedings of the World Congress on Engineering and Computer Science 2007 WCECS 2007, October 24-26, 2007, San Francisco, USA Cochin University of Science and Technology |
Identificador | |
Idioma(s) |
en |
Publicador |
International Conference on Computer Science and Applications |
Palavras-Chave | #decimal arithmetic #delay reduction #reversible logic #VLSI implementation |
Tipo |
Article |