Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs
Data(s) |
01/09/2003
|
---|---|
Identificador |
http://www.scopus.com/inward/record.url?scp=35248866329&partnerID=8YFLogxK |
Idioma(s) |
eng |
Direitos |
info:eu-repo/semantics/restrictedAccess |
Fonte |
Benkrid , A , Benkrid , K & Crookes , D 2003 , ' Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs ' Paper presented at International Conference on Field Programmable Logic and Applications, FPL 2003 , Lisbon , Portugal , 01/09/2003 - 01/09/2003 , pp. 553-564 . |
Tipo |
conferenceObject |