Low power predictable memory and processing architectures
Contribuinte(s) |
Popovici, Emanuel M. Science Foundation Ireland |
---|---|
Data(s) |
15/07/2013
16/07/2014
2013
2013
|
Resumo |
Great demand in power optimized devices shows promising economic potential and draws lots of attention in industry and research area. Due to the continuously shrinking CMOS process, not only dynamic power but also static power has emerged as a big concern in power reduction. Other than power optimization, average-case power estimation is quite significant for power budget allocation but also challenging in terms of time and effort. In this thesis, we will introduce a methodology to support modular quantitative analysis in order to estimate average power of circuits, on the basis of two concepts named Random Bag Preserving and Linear Compositionality. It can shorten simulation time and sustain high accuracy, resulting in increasing the feasibility of power estimation of big systems. For power saving, firstly, we take advantages of the low power characteristic of adiabatic logic and asynchronous logic to achieve ultra-low dynamic and static power. We will propose two memory cells, which could run in adiabatic and non-adiabatic mode. About 90% dynamic power can be saved in adiabatic mode when compared to other up-to-date designs. About 90% leakage power is saved. Secondly, a novel logic, named Asynchronous Charge Sharing Logic (ACSL), will be introduced. The realization of completion detection is simplified considerably. Not just the power reduction improvement, ACSL brings another promising feature in average power estimation called data-independency where this characteristic would make power estimation effortless and be meaningful for modular quantitative average case analysis. Finally, a new asynchronous Arithmetic Logic Unit (ALU) with a ripple carry adder implemented using the logically reversible/bidirectional characteristic exhibiting ultra-low power dissipation with sub-threshold region operating point will be presented. The proposed adder is able to operate multi-functionally. Science Foundation Ireland (07/IN.1/I977) Accepted Version Not peer reviewed |
Formato |
application/pdf |
Identificador |
Chen, J. 2013. Low power predictable memory and processing architectures. PhD Thesis, University College Cork. 125 |
Idioma(s) |
en en |
Publicador |
University College Cork |
Direitos |
© 2013, Jiaoyan Chen. http://creativecommons.org/licenses/by-nc-nd/3.0/ |
Palavras-Chave | #Low power #Adiabatic #Asynchronous #Predictable #Electric power--Conservation #Electric leakage--Prevention #Metal oxide semiconductors, Complementary--Design and construction #Electronic digital computers--Power supply |
Tipo |
Doctoral thesis Doctoral PHD (Engineering) |