Bandwidth Design for CMOS Monolithic Photoreceiver

A monolithic photoreceiver which consists of a double photodiode (DPD) detector and a regulated cascade(RGC) transimpedance amplifier (TIA) is designed. The small signal circuit model of DPD is given and the band width design method of a monolithic photoreceiver is presented. An important factor which limits the bandwidth of DPD detector and the photoreceiver is presented and analyzed in detail. A monolithic photoreceiver with 1.71GHz bandwidth and 49dB transimpedance gain is designed and simulated by applying a low-cost 0. 6um CMOS process and the test result is given.

A monolithic photoreceiver which consists of a double photodiode (DPD) detector and a regulated cascade(RGC) transimpedance amplifier (TIA) is designed. The small signal circuit model of DPD is given and the band width design method of a monolithic photoreceiver is presented. An important factor which limits the bandwidth of DPD detector and the photoreceiver is presented and analyzed in detail. A monolithic photoreceiver with 1.71GHz bandwidth and 49dB transimpedance gain is designed and simulated by applying a low-cost 0. 6um CMOS process and the test result is given.

于2010-11-23批量导入

zhangdi于2010-11-23 13:04:51导入数据到SEMI-IR的IR

Made available in DSpace on 2010-11-23T05:04:51Z (GMT). No. of bitstreams: 1 4522.pdf: 444861 bytes, checksum: b2c7e67df7c2872917f4f1cede72cdd7 (MD5) Previous issue date: 2005

国家高技术研究发展计划资助项目

School of Electronic and Information Engineering, Tianjin University;Institute of Semiconductors, Chinese Academy of Sciences

国家高技术研究发展计划资助项目