A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction


Autoria(s): Yan Xiaozhou; Kuang Xiaofei; Wu Nanjian
Data(s)

2009

Resumo

This paper proposes a fast-settling frequency-presetting PLL frequency synthesizer. A mixed-signal VCO and a digital processor are developed to accurately preset the frequency of VCO and greatly reduce the settling time. An auxiliary tuning loop is introduced in order to reduce reference spur caused by leakage current. The digital processor can automatically compensate presetting frequency variation with process and temperature, and control the operation of the auxiliary tuning loop. A 1.2 GHz integer-N synthesizer with 1 MHz reference input Was implemented in a 0.18μm process. The measured results demonstrate that the typical settling time of the synthesizer is less than 3μs,and the phase noise is -108 dBc/Hz@1MHz.The reference spur is -52 dBc.

This paper proposes a fast-settling frequency-presetting PLL frequency synthesizer. A mixed-signal VCO and a digital processor are developed to accurately preset the frequency of VCO and greatly reduce the settling time. An auxiliary tuning loop is introduced in order to reduce reference spur caused by leakage current. The digital processor can automatically compensate presetting frequency variation with process and temperature, and control the operation of the auxiliary tuning loop. A 1.2 GHz integer-N synthesizer with 1 MHz reference input Was implemented in a 0.18μm process. The measured results demonstrate that the typical settling time of the synthesizer is less than 3μs,and the phase noise is -108 dBc/Hz@1MHz.The reference spur is -52 dBc.

于2010-11-23批量导入

zhangdi于2010-11-23 13:00:09导入数据到SEMI-IR的IR

Made available in DSpace on 2010-11-23T05:00:09Z (GMT). No. of bitstreams: 1 3727.pdf: 200530 bytes, checksum: ff0e5609943b132492e55e6c6f0df904 (MD5) Previous issue date: 2009

the Special Funds for State Key Development for Basic Research of China,国家自然科学基金

Institute of Semiconductors, Chinese Academy of Sciences

the Special Funds for State Key Development for Basic Research of China,国家自然科学基金

Identificador

http://ir.semi.ac.cn/handle/172111/15805

http://www.irgrid.ac.cn/handle/1471x/101941

Idioma(s)

英语

Fonte

Yan Xiaozhou;Kuang Xiaofei;Wu Nanjian.A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction,半导体学报,2009,30(4):99-103

Palavras-Chave #微电子学
Tipo

期刊论文