Synthesis of configurable architectures for DSP algorithms
Data(s) |
06/08/2002
|
---|---|
Resumo |
ASICs offer the best realization of DSP algorithms in terms of performance, but the cost is prohibitive, especially when the volumes involved are low. However, if the architecture synthesis trajectory for such algorithms is such that the target architecture can be identified as an interconnection of elementary parameterized computational structures, then it is possible to attain a close match, both in terms of performance and power with respect to an ASIC, for any algorithmic parameters of the given algorithm. Such an architecture is weakly programmable (configurable) and can be viewed as an application specific instruction-set processor (ASIP). In this work, we present a methodology to synthesize ASIPs for DSP algorithms. |
Formato |
application/pdf |
Identificador |
http://eprints.iisc.ernet.in/43926/1/Synthesis_of_Congurable.pdf Nandy, SK and Ramanathan, S and Visvanathan, V (2002) Synthesis of configurable architectures for DSP algorithms. In: 12th International Conference on VLSI Design, 7-10 Jan 1999, Goa , India. |
Publicador |
IEEE |
Relação |
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=745181&tag=1 http://eprints.iisc.ernet.in/43926/ |
Palavras-Chave | #Supercomputer Education & Research Centre |
Tipo |
Conference Paper PeerReviewed |