1 resultado para logical
em Digital Commons at Florida International University
Filtro por publicador
- Aberdeen University (1)
- Aberystwyth University Repository - Reino Unido (8)
- Adam Mickiewicz University Repository (1)
- Applied Math and Science Education Repository - Washington - USA (1)
- Aquatic Commons (8)
- Archivo Digital para la Docencia y la Investigación - Repositorio Institucional de la Universidad del País Vasco (8)
- Aston University Research Archive (6)
- B-Digital - Universidade Fernando Pessoa - Portugal (2)
- Biblioteca Digital da Produção Intelectual da Universidade de São Paulo (1)
- Biblioteca Digital da Produção Intelectual da Universidade de São Paulo (BDPI/USP) (8)
- Biblioteca Digital de la Universidad Católica Argentina (7)
- Biblioteca Digital de Teses e Dissertações Eletrônicas da UERJ (26)
- BORIS: Bern Open Repository and Information System - Berna - Suiça (13)
- Boston University Digital Common (5)
- Brock University, Canada (11)
- Bulgarian Digital Mathematics Library at IMI-BAS (12)
- CaltechTHESIS (3)
- Cambridge University Engineering Department Publications Database (4)
- CentAUR: Central Archive University of Reading - UK (26)
- Chinese Academy of Sciences Institutional Repositories Grid Portal (22)
- Cochin University of Science & Technology (CUSAT), India (4)
- Comissão Econômica para a América Latina e o Caribe (CEPAL) (1)
- CORA - Cork Open Research Archive - University College Cork - Ireland (3)
- CUNY Academic Works (3)
- Dalarna University College Electronic Archive (1)
- Deakin Research Online - Australia (27)
- Department of Computer Science E-Repository - King's College London, Strand, London (7)
- Digital Commons at Florida International University (1)
- Doria (National Library of Finland DSpace Services) - National Library of Finland, Finland (1)
- DRUM (Digital Repository at the University of Maryland) (2)
- Duke University (5)
- eResearch Archive - Queensland Department of Agriculture; Fisheries and Forestry (2)
- Greenwich Academic Literature Archive - UK (6)
- Helda - Digital Repository of University of Helsinki (24)
- Indian Institute of Science - Bangalore - Índia (29)
- Instituto Gulbenkian de Ciência (1)
- Instituto Politécnico do Porto, Portugal (6)
- Massachusetts Institute of Technology (13)
- Ministerio de Cultura, Spain (386)
- National Center for Biotechnology Information - NCBI (2)
- Portal de Revistas Científicas Complutenses - Espanha (4)
- QUB Research Portal - Research Directory and Institutional Repository for Queen's University Belfast (49)
- Queensland University of Technology - ePrints Archive (69)
- ReCiL - Repositório Científico Lusófona - Grupo Lusófona, Portugal (3)
- Repositorio Académico de la Universidad Nacional de Costa Rica (1)
- Repositório Científico do Instituto Politécnico de Lisboa - Portugal (5)
- Repositório Institucional da Universidade de Aveiro - Portugal (4)
- Repositório Institucional UNESP - Universidade Estadual Paulista "Julio de Mesquita Filho" (2)
- RUN (Repositório da Universidade Nova de Lisboa) - FCT (Faculdade de Cienecias e Technologia), Universidade Nova de Lisboa (UNL), Portugal (2)
- SAPIENTIA - Universidade do Algarve - Portugal (1)
- SerWisS - Server für Wissenschaftliche Schriften der Fachhochschule Hannover (1)
- Universidad de Alicante (1)
- Universidad del Rosario, Colombia (31)
- Universidad Politécnica de Madrid (2)
- Universidade de Lisboa - Repositório Aberto (5)
- Universitat de Girona, Spain (6)
- Universitätsbibliothek Kassel, Universität Kassel, Germany (3)
- Université de Lausanne, Switzerland (2)
- Université de Montréal, Canada (64)
- University of Michigan (24)
- University of Queensland eSpace - Australia (5)
- University of Washington (2)
- WestminsterResearch - UK (5)
- Worcester Research and Publications - Worcester Research and Publications - UK (1)
Resumo:
The primary purpose of this thesis was to design a logical simulation of a communication sub block to be used in the effective communication of digital data between the host and the peripheral devices. The module designed is a Serial interface engine in the Universal Serial Bus that effectively controls the flow of data for communication between the host and the peripheral devices with the emphasis on the study of timing and control signals, considering the practical aspects of them. In this study an attempt was made to realize data communication in the hardware using the Verilog Hardware Description language, which is supported by most popular logic synthesis tools. Various techniques like Cyclic Redundancy Checks, bit-stuffing and Non Return to Zero are implemented in the design to provide enhanced performance of the module.