Systolic VLSI compiler (SVC) for high performance vector quantisation chips
| Data(s) |
01/01/1991
|
|---|---|
| Resumo |
An overview is given of a systolic VLSI compiler (SVC) tool currently under development for the automated design of high performance digital signal processing (DSP) chips. Attention is focused on the design of systolic vector quantization chips for use in both speech and image coding systems. The software in question consists of a cell library, silicon assemblers, simulators, test pattern generators, and a specially designed graphics shell interface which makes it expandable and user friendly. It allows very high performance digital coding systems to be rapidly designed in VLSI. |
| Identificador | |
| Idioma(s) |
eng |
| Direitos |
info:eu-repo/semantics/restrictedAccess |
| Fonte |
Hu , Y , McCanny , J V & Yan , M 1991 , Systolic VLSI compiler (SVC) for high performance vector quantisation chips . in IEEE Computer Society Press, "Application Specific Array Processors" eds. S Y Kung, E S Swartzlander Jr, J Fortes and K W Przytula . pp. 145-155 . |
| Tipo |
contributionToPeriodical |
